

# A Dynamic Hardware Architecture for Future Networks

Master Thesis by Richard Huber

2<sup>nd</sup> Intermediate Presentation

Advisor: Ariane Keller


Co-Advisors: Dr. Stephan Neuhaus, Daniel Borkmann

Professor: Prof. Dr. Bernhard Plattner




# Summary of 1<sup>st</sup> presentation

- ReconOS: Hardware acceleration with OS resources
- ANA: Autonomous network architecture
- Problem: Shared bus is bottleneck




# Summary of 1<sup>st</sup> presentation

- ReconOS: Hardware acceleration with OS resources
- ANA: Autonomous network architecture
- Problem: Shared bus is bottleneck




# Network on Chip (NoC) Architecture




# Hardware – Software Data Transfer

- NoC: data transfer between HW threads at 1GB/s
- How to transfer data between HW threads and CPU?
  - a) All FB read/write data to RAM
  - b) Pair of dedicated HW threads build a HW/SW gateway




# Hardware – Software Data Transfer



# Principle of SW to HW gateway


- Use RAM area as ring buffer
- HW to SW gateway similar, just the other way around

# Software to Hardware Gateway







# Software to Hardware Gateway




# Software to Hardware Gateway




# Software to Hardware Gateway







# Software to Hardware Gateway



# Software to Hardware Gateway



# Software to Hardware Gateway



# When to send write pointer to HW

- Packets should not wait too long in the ring buffer
- Want to continue writing during pointer transmission
- Some packets are really urgent



# When to send write pointer to HW

- Packets should not wait too long in the ring buffer
  - First packet starts a timer
  - Transmit write pointer when timer expires
  - Reset timer when transmit write pointer for other reasons
- Want to continue writing during pointer transmission
  - Transmit write pointer when amount of free space below threshold
- Some packets are really urgent
  - Packets have urgent flag
  - When flag set, transmit write pointer immediately

# Task List

- ✓ Familiarization
- ✓ Evaluation of possible architectures
- ✓ Communication between HW blocks
- Configuration interface
- ✓ Communication between HW blocks and SW
- Performance evaluation
- Final report

# Challenges

- Difficult to simulate hardware threads
- Endianness of target platform
- Take care of race conditions

# Summary

- Network on Chip implemented for data transfer between HW threads
- Using ring buffers to transfer data from SW to HW and vice versa
- Dedicated HW and SW threads implemented for this purpose

# A Dynamic Hardware Architecture for Future Networks

Master Thesis by Richard Huber

2<sup>nd</sup> Intermediate Presentation

Advisor: Ariane Keller


Co-Advisors: Dr. Stephan Neuhaus, Daniel Borkmann

Professor: Prof. Dr. Bernhard Plattner



## Summary of 1<sup>st</sup> presentation

- ReconOS: Hardware acceleration with OS resources
- ANA: Autonomous network architecture
- Problem: Shared bus is bottleneck




Ausgangslage

Motivation warum wir überhaupt etwas machen


## Summary of 1<sup>st</sup> presentation

- ReconOS: Hardware acceleration with OS resources
- ANA: Autonomous network architecture
- Problem: Shared bus is bottleneck



Im ersten Teil fokussierten wir auf den Datenaustausch zwischen den Hardware threads

## Network on Chip (NoC) Architecture




Stand bei letzter Präsentation

Bemerke: die Hardwarethreads sind immer noch am BUS angehängt, benutzen ihn aber nur für die Konfiguration, nicht zum Datentransfer.



## Hardware – Software Data Transfer

- NoC: data transfer between HW threads at 1GB/s
- How to transfer data between HW threads and CPU?
  - a) All FB read/write data to RAM
  - b) Pair of dedicated HW threads build a HW/SW gateway



Die beiden Möglichkeiten, die wir diskutiert haben:

- a) Alle FB senden ihre Daten unabhängig in die SW
- vs.
- b) FB senden alle Daten über NoC zu einem Gateway

Ausgelöste Interrupts:

- a) mehr, b) weniger


Latenz

- a) geringer
- b) grösser

Wobei das bei starker Last durch die geringere Anzahl Interrupts aufgehoben wird.

Darum: Entscheid für b)

## Hardware – Software Data Transfer




Im zweiten Teil fokussieren wir auf den Datenaustausch zwischen Software, die in der CPU läuft, und den Hardwarethreads

Ein Hardwarethread ist zuständig für den Transfer von Daten von HW nach SW und ein anderer für den Transfer von SW nach HW.

## Principle of SW to HW gateway

- Use RAM area as ring buffer
- HW to SW gateway similar, just the other way around


## Software to Hardware Gateway



Demonstration des SW to HW gateways

SW hat 3 Pakete zu senden


## Software to Hardware Gateway



Packet 1 in Ring Buffer geschrieben

Write Pointer erhöht


## Software to Hardware Gateway




Packet 2 in Ring Buffer geschrieben

Write Pointer erhöht

## Software to Hardware Gateway




Entschieden (aus irgendeinem Grund, dazu später mehr) dass der Write Pointer an die HW geschickt werden soll



Nachricht mit write pointer bei HW angekommen




## Software to Hardware Gateway



HW kopiert gültige Daten ins lokale RAM

SW schreibt Packet 3 in Ring Buffer


## Software to Hardware Gateway



HW ist fertig mit kopieren und schickt read pointer an SW

HW liest Packet 1 vom lokalen RAM und schreibt es ins NoC Interface

## Software to Hardware Gateway



Nachricht mit read pointer kommt bei SW an → Pakete vor read pointer werden ungültig

HW schreibt Packet 2 ins NoC Interface

usw....

## When to send write pointer to HW

- Packets should not wait too long in the ring buffer
- Want to continue writing during pointer transmission
- Some packets are really urgent

## When to send write pointer to HW

- Packets should not wait too long in the ring buffer
  - First packet starts a timer
  - Transmit write pointer when timer expires
  - Reset timer when transmit write pointer for other reasons
- Want to continue writing during pointer transmission
  - Transmit write pointer when amount of free space below threshold
- Some packets are really urgent
  - Packets have urgent flag
  - When flag set, transmit write pointer immediately

## Task List

- ✓ Familiarization
- ✓ Evaluation of possible architectures
- ✓ Communication between HW blocks
- Configuration interface
- ✓ Communication between HW blocks and SW
- Performance evaluation
- Final report

## Challenges

- Difficult to simulate hardware threads
- Endianness of target platform
- Take care of race conditions

## Summary

- Network on Chip implemented for data transfer between HW threads
- Using ring buffers to transfer data from SW to HW and vice versa
- Dedicated HW and SW threads implemented for this purpose