Power input: 12V protection + system rails

PG_3V3
PG_0V95
PG_1V8
PG_1V2

File: power_input.kicad_sch

PCIe Gen3 switch PI7C9X3G606GP + x1 edge input

I2C_SCL
I2C_SDA
PCIE_PERST_N
SLOT1_PCIE_TX_P
SLOT1_PCIE_TX_N
SLOT1_PCIE_RX_P
SLOT1_PCIE_RX_N
SLOT1_REFCLK_P
SLOT1_REFCLK_N
SLOT1_CLKREQ_N
SLOT2_PCIE_TX_P
SLOT2_PCIE_TX_N
SLOT2_PCIE_RX_P
SLOT2_PCIE_RX_N
SLOT2_REFCLK_P
SLOT2_REFCLK_N
SLOT2_CLKREQ_N
SLOT3_PCIE_TX_P
SLOT3_PCIE_TX_N
SLOT3_PCIE_RX_P
SLOT3_PCIE_RX_N
SLOT3_REFCLK_P
SLOT3_REFCLK_N
SLOT3_CLKREQ_N

File: pcie_switch.kicad_sch

M.2 Key-B WWAN slot 1 (EM9291/FN990) + nano-SIM

PCIE_PERST_N
SLOT1_PCIE_TX_P
SLOT1_PCIE_TX_N
SLOT1_PCIE_RX_P
SLOT1_PCIE_RX_N
SLOT1_REFCLK_P
SLOT1_REFCLK_N
SLOT1_CLKREQ_N
SLOT1_USB2_DP
SLOT1_USB2_DM
SLOT1_USB3_TX_P
SLOT1_USB3_TX_N
SLOT1_USB3_RX_P
SLOT1_USB3_RX_N
SLOT1_FCPO_NO
SLOT1_PCIE_ENO
SLOT1_PCIE_SELO
SLOT1_RESETO
SLOT1_WAKE_NO
SLOT1_WDISO

File: slot1.kicad_sch

M.2 Key-B WWAN slot 2 (EM9291/FN990) + nano-SIM

PCIE_PERST_N
SLOT2_PCIE_TX_P
SLOT2_PCIE_TX_N
SLOT2_PCIE_RX_P
SLOT2_PCIE_RX_N
SLOT2_REFCLK_P
SLOT2_REFCLK_N
SLOT2_CLKREQ_N
SLOT2_USB2_DP
SLOT2_USB2_DM
SLOT2_USB3_TX_P
SLOT2_USB3_TX_N
SLOT2_USB3_RX_P
SLOT2_USB3_RX_N
SLOT2_FCPO_NO
SLOT2_PCIE_ENO
SLOT2_PCIE_SELO
SLOT2_RESETO
SLOT2_WAKE_NO
SLOT2_WDISO

File: slot2.kicad_sch

M.2 Key-B WWAN slot 3 (EM9291/FN990) + nano-SIM

PCIE_PERST_N
SLOT3_PCIE_TX_P
SLOT3_PCIE_TX_N
SLOT3_PCIE_RX_P
SLOT3_PCIE_RX_N
SLOT3_REFCLK_P
SLOT3_REFCLK_N
SLOT3_CLKREQ_N
SLOT3_USB2_DP
SLOT3_USB2_DM
SLOT3_USB3_TX_P
SLOT3_USB3_TX_N
SLOT3_USB3_RX_P
SLOT3_USB3_RX_N
SLOT3_FCPO_NO
SLOT3_PCIE_ENO
SLOT3_PCIE_SELO
SLOT3_RESETO
SLOT3_WAKE_NO
SLOT3_WDISO

File: slot3.kicad_sch

Control: I2C GPIO expanders, host header, PG and status LEDs

PG_3V3
PG_0V95
PG_1V8
PG_1V2
I2C_SCL
I2C_SDA
HUB_RESET_N
SLOT1_FCPO_N
SLOT1_PCIE_EN
SLOT1_PCIE_SEL
SLOT1_RESET
SLOT1_WAKE_N
SLOT1_WDIS
SLOT2_FCPO_N
SLOT2_PCIE_EN
SLOT2_PCIE_SEL
SLOT2_RESET
SLOT2_WAKE_N
SLOT2_WDIS
SLOT3_FCPO_N
SLOT3_PCIE_EN
SLOT3_PCIE_SEL
SLOT3_RESET
SLOT3_WAKE_N
SLOT3_WDIS
SLOT1_PWR_EN
SLOT1_PG
SLOT2_PWR_EN
SLOT2_PG
SLOT3_PWR_EN
SLOT3_PG

File: control.kicad_sch

USB3 hub USB5744 + USB-C upstream (H035S3220)

I2C_SCL
I2C_SDA
HUB_RESET_N
SLOT1_USB2_DP
SLOT1_USB2_DM
SLOT1_USB3_TX_P
SLOT1_USB3_TX_N
SLOT1_USB3_RX_P
SLOT1_USB3_RX_N
SLOT2_USB2_DP
SLOT2_USB2_DM
SLOT2_USB3_TX_P
SLOT2_USB3_TX_N
SLOT2_USB3_RX_P
SLOT2_USB3_RX_N
SLOT3_USB2_DP
SLOT3_USB2_DM
SLOT3_USB3_TX_P
SLOT3_USB3_TX_N
SLOT3_USB3_RX_P
SLOT3_USB3_RX_N

File: usb_hub.kicad_sch

WWAN slot supplies: 3x 3.7V 6A switchable bucks

SLOT3_PG
SLOT3_PWR_EN
SLOT2_PG
SLOT2_PWR_EN
SLOT1_PG
SLOT1_PWR_EN

File: wwan_power.kicad_sch


Root sheet = wired system block diagram: every wire here is a hierarchical sheet pin connection (no global labels for signals).
Power rails (+12V, +3V3, +0V95, +1V8, +1V2, +3V7_S1_3) are distributed as power symbols inside the sheets.
PCIe: switch DS ports -> slots (Gen3 x1 + REFCLK + CLKREQ#). PERST# fan-out. USB: USB5744 DS ports 1-3 -> slots (USB2 + USB3).
Control: TCA6416A expanders -> slot FCPO#/RESET/W_DISABLE/PCIE_EN/PCIE_SEL(M.2 pin 20)/WAKE#, buck enables / PGOOD; host I2C to hub + PCIe switch.

Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed); rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza — WWAN carrier (spin 1 bench prototype)

Sheet: /
File: wwan-carrier.kicad_sch

Title: WWAN Carrier rev0.3: 3x M.2 WWAN, PCIe switch, USB3 hub

Size: A1	Date: 2026-10-10	Rev: 0.3
KiCad E.D.A. 9.0.2		Id: 1/9



12V INPUT PROTECTION (LM74800-Q1, common-drain back-to-back NFETs, per TI LM7480-Q1 DS SNOSD95C Fig.10-1)
- Q101 (DGATE) = ideal diode / reverse-battery; Q102 (HGATE) = overvoltage cut-off.
- OV cut-off = 1.231V x (470k+39k)/39k = ~16.1V (protects TPS568230 18V / TPS62130 17V abs-max downstream).
- UVLO rising = 1.231V x (220k+40.2k)/40.2k = ~8.0V.
- LM7480 exposed pad (RTN) must be left FLOATING - do not tie to GND copper (DS Table 6-1).
- Fuse/TVS/FET MPNs are proposals - VERIFY ratings and inrush (3x(2x220uF)+bulk) before ordering.


SYSTEM RAILS
- +3V3: LM61460-Q1 (substitute for backordered LMQ61460-Q1; same RJR-14 pinout per both TI datasheets). Vout=1V x (1+100k/43.2k)=3.31V. 400kHz.
- +0V95 (PI7C9X3G406GP VDDC/VP/C_VDDC, worst ~3.3A @T180C per DS Table 12-12): TPS568230. Vref 0.6V, 5.62k/9.53k -> 0.954V, FCCM 800kHz.
- +1V8 (PI7C VDDR/VPH/C_VDDR ~0.25A + EEPROM + PCA9306): TPS62130, 150k/120k -> 1.80V.
- +1V2 (USB5744 VDD12, 688mA typ with 4 SS ports per DS Table 10-3): TPS62130, 75k/150k -> 1.20V.
- Low-voltage regulators enabled by PG_3V3 (simple sequencing; PI7C requires PERST# held until rails+REFCLK stable).

Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed): rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza - WWAN carrier (spin 1 bench prototype)

Sheet: /Power input: 12V protection + system rails/
File: power_input.kicad_sch

Title: Power input: 12V protection + system rails

Size: A2	Date: 2026-10-10	**Rev: 0.3**
KiCad E.D.A. 9.0.2		Id: 2/9



3x LM61460-Q1 (6A) — one per M.2 slot. Module VCC window: Sierra EM92XX 3.135–4.4V, peak 3.0A, ripple <100mVpp 1–100kHz (PTS 4.3.3):
Telit FN990 VPH_PWR 3.135–4.4V, peak 4A, ripple max 30mV (HDG Rev 3 Tab.15). Both: VCC must stay >=3.3V for EM9293 GNSS bias.
Vout = 1.0V x (1 + 100k/36.5k) = 3.74V (headroom for connector/trace drop). fsw 400kHz (RT 33.2k). L = 3.3uH XAL7070.
EN driven by TCA6416A (control sheet): 100k pull-down keeps slot OFF at power-up. PGOOD -> expander + PG LED.
Slot bulk (2x220uF low-ESR + 1uF/100nF/pF HF caps: FN990 HDG recommends >=100uF low-ESR at the card) is on each slot sheet.
NOTE: no active output discharge — after EN low allow bleed-down before re-enable (power-cycle = sysfs remove -> EN off -> wait -> EN on -> rescan).

Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed): rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza — WWAN carrier (spin 1 bench prototype)

Sheet: /WWAN slot supplies: 3x 3.7V 6A switchable bucks/
File: wwan_power.kicad_sch

Title: WWAN slot supplies: 3x 3.7V 6A switchable bucks

Size: A2	Date: 2026-10-10	**Rev: 0.3**
KiCad E.D.A. 9.0.2		Id: 3/9

Datasheet-verified pinouts noted per sheet. Items marked VERIFY are not yet confirmed

Jorge Mendoza – WAAV carrier (spin 1 bench prototype)


Generated schematic (auto-routed): rails = power symbols; inter-sheet = hier. labels


Sheet: /PCIe Gen3 switch PI7C9X3G606GP + x1 edge input/

File: pcie_switch_x1.kicad_sch

Title: **PCIe Gen3 switch PI7C9X3G606GP + x1 edge input**	
Size: A1	Date: 2026-10-10
KiCad E.D.A. 9.0.2	Rev: 0.3
	Id: 4/9

PI7C9X3G606GP (Diodes DSA34BA 8+0-2) – ball map transcribed from section 5. all 144 balls placed (power/GND auto drawn sketched).
PORTCFG2[0:1] = 6-slot/4-slot/x8-only mode (Table 5-3). 14nm mqfp (Table 5-5). 100MHz REFCLKP/N (CLKREQ_L0) SLOT1 = bench/PS (REFCLK1, CLKREQ_L1) SLOT2 = bench/PS (REFCLK2, CLKREQ_L2) SLOT3 = bench/PS (REFCLK3, CLKREQ_L3) P6/P7 unused (NC).
Edge connector (gold-n-card side fed from ATX +3.3V/+5V/+12V rails). Slot power limit: 25W (x16), 10W (x8), 25W (x4), 10W (x1) per PCIe CEM spec.
Strap: CHIPMODE=00 (3308 PD). TEST 3308 PD. TMS/TDI/TDO 3308 PU. HOT-PLUG_EN_L=1 (L1.1 dn; 3308 PD default ON).
CHIPMODE=1 (BASIC) RETIMER mode tied to GND (Table 5-6).
Edge connector (gold-n-card side fed from ATX +3.3V/+5V/+12V rails). Slot power limit: 25W (x16), 10W (x8), 25W (x4), 10W (x1) per PCIe CEM spec.
PERST# from edge -> SN74LVC1G07 (VCC 3.3V 5V-tolerant input) -> PERST_L into two rails out (3.3V) to per-slot AND gates.
VERIFY: PCIe termination (series 0Ω + 0nF 4.99Ω shunts shared). PCC_L behavior: when hot-plug disabled (GND on 10 kΩ option).
unused 3V3aux, sensing, decoupling/bead values – diodes for design guide / test board schematic not public; request from Diodes FAE.
I2C slave (default addr 0x6?) behind PCA9306 (1.8V <-> 3.3V). SPI EEPROM optional config (EEPROM signature 0x5168).






SLOT 1: generic M.2 3052/3042 Key-B WWAN socket. Pins checked vs Sierra EM92XX PIS Rev 5 (Jan 2020) + Telit FN990 HDG Rev 3.
PCIe Gen3 x1 to switch port 1 (Intel); USB2 + USB3 to USB5744 port 1. Module TX AC caps on module.
FULL_CARD_POWER_OFF# (pin 61): TCA6416A 3.3V push-pull + 47k PD (EM92 VIH 1.35-4.4V; FN990 1.8V/PH domain; 47k internal PD) -> module off by default.
Firmware: drive FCPO# LOW before removing +3V3 (no high levels into an unpowered card - FN990 HDG 6.2.1 Back-power note).
RESET# (pin 67) and W_DISABLE1# (pin 8): open-drain 2N7002 only (both vendors forbid pull-up/push-pull on RESET#). Pulse >=1s covers EM92 (450ms) + FN990 (1s).
PERST# = PCIE_PERST_N AND S_PCIE_EN. (SN74LVC1G08 3.3V; EM92 VIH 1.95V,VCC. FN990 VPH domain). 10K PD (rev 0.5, was PU) keeps PERST# low until
firmware sets PCIE_EN >=150ms after the slot rail is valid (EM92 T_pwgd: no host signal into the card for the first 100ms). JP = hard PERST# hold.
Pin 20 host-if select: NET pulls pin 20 LOW while SLOTx_PCIE_SEL is HIGH (10k PU = default PCIe). Own expander line (U802 ex-spare). NOT PCIE_EN:
FN990 USB_PCIE_SWITCH (Int. 10K PU to 1.8V): LOW = PCIe (+USB debug). HIGH = USB only. EM92 PCIE_DIS (PD, max 2.1V): LOW/open = PCIe. HIGH = USB
Pin 20 is sampled at boot, while PERST# must stay gated low until >=100ms after power valid (EM92 T_pwgd) - one line cannot do both.
-> fit the DNP 10K to +1V8 only if a Sierra card. Changing mode needs a module power cycle.
Pin 22: EM92 VBUS_SENSE (PD, 1.6-5.25V = USB present) / FN990 TOP10_08 (1.8V). DNP 10k to slot rail: FIT ONLY for Sierra. NEVER with Telit.
Pins 24/38/68 NC (EM92 PLA_S2_N (power-loss ack. LOW = safe to remove power) / FN990 TOP10_08 -> test point (1.8V; not level-shifted in rev 0.3).
Pins 28/30/32/42/44/46/48/50/52 NC (EM92 optional VCC: FN990 TOP10). Pin 73 = GND (both vendors) -> 3.3V sideband. 40-48 (UIM2). 56/58. 59-65. 23. 25. 26. CONFIG_x: NC.
SIM: CUI NSIM-2-C card-detect closes to GND when card present. FN990 UIM1_PRESENT: active-low OK. EM92 SIM_DETECT default 0V-absent: set polarity by AT
(configurable per PIS table 2-1 note e) or disable not-swap detect. ESD + 22pF filters near holder.
GNSS / WiFi antennas: NO carrier RF or GNSS bias circuit. All antennas are off-board pigtails on the card U.FL/MHF4 parts (see docs/antenna-grass-plan.md).
FN990: internal GNSS bias LDO (2.9-3.15V, 100mA) on its GNSS port - active antenna OK. EM92: GNSS on shared ANT1 - DC on ANT0-3 damages it. PASSIVE only.
Mechanical: standoff holes for 3052 (52mm) and 3042 (42mm) cards.

J401
M.2 Key-B WWAN

H401
3052 standoff

H402
3042 standoff

S1_M2_JFSEL
S1_M2_GPIO8
S1_M2_GPIO6
+3V7_S1
+1V8
R408 10k
R409 10k
TP401
TP402
TP403
TP404
TP405
TP406
TP407
TP408
TP409
TP410
TP411
TP412
TP413
TP414
TP415
TP416
TP417
TP418
TP419
TP420
TP421
TP422
TP423
TP424
TP425
TP426
TP427
TP428
TP429
TP430
TP431
TP432
TP433
TP434
TP435
TP436
TP437
TP438
TP439
TP440




SLOT 2: generic M.2 3052/3042 Key-B WWAN socket. Pins checked vs Sierra EM92XX PTS Rev 5 (Jan 2025) + Telit FN990 HDG Rev 3.
PCIe Gen3 x1 to switch port 4 (lane2); USB2 + USB3 to USB5744 port 2. Module TX AC caps on module.
FULL_CARD_POWER_OFF# (pin 6): TCA6416A 3.3V push-pull + 47k PD (EM92 VIH 1.35–4.4V; FN990 1.8V/VPH domain, 47k internal PD) -> module off by default.
  Firmware: drive FCPO# LOW before removing +3V7 (no high levels into an unpowered card - FN990 HDG 6.2.1 back-power note).
RESET# (pin 67) and W_DISABLE1# (pin 8): open-drain 2N7002 only (both vendors forbid pull-up/push-pull on RESET#). Pulse >=1s covers EM92 (450ms) + FN990 (1s).
PERST# = PCIE_PERST_N AND S_PCIE_EN_L (SN74LVC1G08, 3.3V; EM92 VIH 1.5V..VCC, FN990 VPH domain). 10k PD (rev 0.3, was PU) keeps PERST# low until
  firmware sets PCIE_EN >=150ms after the slot rail is valid (EM92 T_pvpgl: no host signal into the card for the first 100ms). JP = hard PERST# hold.
Pin 20 host-IF select: NFET pulls pin 20 LOW while SLOTx_PCIE_SEL is HIGH (10k PU = default PCIe). Dwn expander line (U802 ex-spare). NOT PCIE_EN:
  pin 20 is sampled at boot, while PERST# must stay gated low until >=150ms after power valid (EM92 T_pvpgl) - one line cannot do both.
  FN990 USB_PCIE_SWITCH (int. 10k PU to 1.8V): LOW = PCIe (+USB debug), HIGH = USB only. EM92 PCIE_DIS (PD, max 2.1V): LOW/open = PCIe, HIGH = USB
  -> fit the DNP 10k to +1V8 only to let PCIE_SEL=0 select USB on a Sierra card. Changing mode needs a module power cycle.
Pin 22: EM92 VBUS_SENSE (PD, 1.6–5.25V = USB present) / FN990 TGPIO_06 (1.8V). DNP 10k to slot rail: FIT ONLY for Sierra: NEVER with Telit.
Pin 28: EM92 PLA_S2_N (power-loss ack, LOW = safe to remove power) / FN990 TGPIO_08 -> test point (1.8V: not level-shifted in rev 0.3).
Pins 24/38/68 NC (EM92 optional VCC; FN990 TGPIO). Pin 73 = GND (both vendors) -> 3.3V sideband. 40–48 (UIM2), 56/58, 59–65, 23, 25, 26, CONFIG_x: NC.
SIM: CUI NSIM-2-C card-detect closes to GND when card present. FN990 UIM1_PRESENT: active-low OK. EM92 SIM1_DETECT default 0V=absent: set polarity by AT
  (configurable per PTS Table 2-1 note e) or disable hot-swap detect. ESD + 22pF filters near holder.
GNSS / NTN antennas: NO carrier RF or GNSS bias circuit. All antennas are off-board pigtails on the card U.FL/MHF4 ports (see docs/antenna-gnss-plan.md).
  FN990: internal GNSS bias LDO (2.9–3.15V, 100mA) on its GNSS port - active antenna OK. EM9291: GNSS on shared ANT1 - DC on ANT0-3 damages it: PASSIVE only.
Mechanical: standoff holes for 3052 (52mm) and 3042 (42mm) cards.

Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed); rails = power symbols; inter-sheet = hier. labels

Jorge Mendoza - WWAN carrier (spin 1 bench prototype)

Sheet: /M.2 Key-B WWAN slot 2 (EM9291/FN990) + nano-SIM/		
File: slot2.kicad_sch		
Title: M.2 Key-B WWAN slot 2 (EM9291/FN990) + nano-SIM		
Size: A2	Date: 2026-10-10	**Rev: 0.3**
KiCad E.D.A. 9.0.2		Id: 6/9

SLOT 3: generic M.2 3052-3042 Key-B WWAN socket. Pins checked vs Sierra EM92XX PIS Rev 5 (Jan 2020) + Telit FN990 HDG Rev 3.
PCIe Gen3 x1 to switch port 5 (Gen3); USB2 + USB3 to USB5744 port 3. Module TX AC caps on module.
FULL_CARD_POWER_OFF# (pin 61) TCA6416A 3.3V push-pull + 47k PD (EM92 VIH 1.35–4.4V; FN990 1.8V/PH domain, 47k internal PD) -> module off by default.
Firmware: drive FCPO# LOW before removing +3V7 (no high levels into an unpowered card - FN990 HDG 2.1 Back-power note).
RESET# (pin 67) and W_DISABLE1# (pin 8): open-drain 2N7002 only (both vendors forbid pull-up/push-pull on RESET#). Pulse >=1s covers EM92 (450ms) + FN990 (1s).
PERST# = PCIE_PERST_N AND S_PCIE_EN. (SN74LVC1G08 3.3V; EM92 VIH 1.95V,VCC. FN990 VPH domain). 10K PD (rev 0.5, was PU) keeps PERST# low until
firmware sets PCIE_EN >=150ms after the slot rail is valid (EM92 T_PVgd: no host signal into the card for the first 100ms). JP = hard PERST# hold.
Pin 20 host-if select: NET pulls pin 20 LOW while SLOT4_PCIE_SEL is HIGH (10k PU = default PCIe). Own expander line (U802 ex-spare). NOT PCIE_EN:
Pin 20 is sampled at boot, while PERST# must stay gated low until >=150ms after power valid (EM92 T_PVgd) - one line cannot do both.
-> fit the DNP 10k to +1V8 only if SLOT4_PCIE_SEL=0 select USB on a Sierra card. Changing mode needs a module power cycle.
FN990 USB_PCIE_SWITCH (Int. 10k PU to 1.8V): LOW = PCIe (+USB debug). HIGH = USB only. EM92 PCIE_DIS (PD, max 2.1V): LOW/open = PCIe. HIGH = USB
Pin 22: EM92 VBUS_SENSE (PD, 1.6-5.25V = USB present) / FN990 19PIO_06 (1.8V). DNP 10k to slot rail: FIT ONLY for Sierra. NEVER with Telit.
Pins 24/38/68 NC (EM92 optional VCC; FN990 19PIO). Pin 73 = GND (both vendors) -> 3.3V sideband. 40-48 (UIM2). 56/58. 59-65. 23. 25. 26. CONFIG_x: NC.
SIM: CUI NSIM-2-C card-detect closes to GND when card present. FN990 UIM1_PRESENT: active-low OK. EM92 SIM_DETECT default 0V-absent: set polarity by AT
(configurable per PIS table 2-1 note e) or disable hot-swap detect. ESD + 22pF filters near holder.
DNS5 / NIN antennas: NO carrier RF or GNSS Side circuit. All antennas are off-board pigtails on the card U.FL/MHF4 parts (see docs/antenna-gnss-plan.md).
FN990: internal GNSS bias LDO (2.9-3.15V, 100mA) on its GNSS port - active antenna OK. EM9291: GNSS on shared ANT1 - DC on ANT0-3 damages it. PASSIVE only.
Mechanical: standoff holes for 3052 (52mm) and 3042 (42mm) cards.




Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed): rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza - WWAN carrier (spin 1 bench prototype)

Sheet: /M.2 Key-B WWAN slot 3 (EM9291/FN990) + nano-SIM/
File: slot3.kicad_sch

Title: M.2 Key-B WWAN slot 3 (EM9291/FN990) + nano-SIM

Size: A2	Date: 2026-10-10
KiCad E.D.A. 9.0.2	Id: 7/9

Rev: 0.3



USB5744 (Microchip DS00001855J): SMBus slave mode (10k PU on SMCLK/SMDAT, sec 3.4.1), CFG_NON_REM 10k PU = ports 1–3 non-removable.
CFG_BC_EN 200k PD = no battery charging, port 4 disabled (PRT_DIS_P4/M4 to 3.3V); VBUS_DET via 49.9k/100k divider (detachable upstream).
VDD12 from +1V2 buck (688mA typ, 4 SS ports). RBIAS 12k 1%. 25MHz crystal. PRT_CTLx unused (slot power is switched by the 3.7V bucks).
Upstream USB-C (UFP only): HD3SS3220 PORT=GND (UFP). ADDR=NC (GPIO mode). ENn_CC/ENn_MUX=GND; it presents Rd and muxes SS by plug orientation.
  VDD5 is taken from VBUS (UFP-only design; VERIFY with TI that VBUS-powered VDD5 is acceptable — else add a 5V rail).
Hub upstream TX AC caps 100nF between hub and mux; hub downstream TX caps 100nF on this sheet (slot RX).
ESD: TPD4EUSB30 on SS pairs + D+/D−/CC at the connector; SMAJ5.0A on VBUS.


Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed): rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza — WWAN carrier (spin 1 bench prototype)

Sheet: /USB3 hub USB5744 + USB-C upstream (HD3SS3220)/
File: usb_hub.kicad_sch

Title: USB3 hub USB5744 + USB-C upstream (HD3SS3220)

Size: A2	Date: 2026-10-10	**Rev: 0.3**
KiCad E.D.A. 9.0.2		Id: 8/9

Host header J801 (2x5 2.54mm) to FRDM-IMX95 3.3V I2C (VERIFY host header voltage is 3.3V; bus also hosts USB5744 SMBus and PCA9306->PI7C).
U801 TCA6416A @0x20 (ADDR=GND): outputs - per-slot PWR_EN, FCPO#, RESET (active-high to NFET), WDIS (active-high to NFET), PCIE_EN; HUB_RESET_N.
U802 TCA6416A @0x21 (ADDR=VCCP): inputs - slot PG, slot WAKE#, rail PGs; outputs - 2 user LEDs, SLOT1-3_PCIE_SEL (M.2 pin 20, rev 0.3). P17 spare (test pad).
All TCA6416A pins are inputs after POR -> board pull-ups/pull-downs define safe defaults (slots OFF; modules held in FCPO#).
Other I2C addresses: USB5744 SMBus (default 0x2D, VERIFY), PI7C switch 0x6F (via PCA9306). HD3SS3220 I2C disabled (GPIO mode).
Bus pull-ups: 10k on hub sheet (strap); 4.7k here DNP (host board normally provides).
PG LEDs: 2N7002 driven from each open-drain PG net (LED on = rail good).



Datasheet-verified pinouts noted per sheet; items marked VERIFY are not yet confirmed
Generated schematic (auto-routed); rails = power symbols; inter-sheet = hier. labels
Jorge Mendoza — WWAN carrier (spin 1 bench prototype)
Sheet: /Control: I2C GPIO expanders, host header, PG and status LEDs/
File: control.kicad_sch

Title: Control: I2C GPIO expanders, host header, PG and status LEDs

Size: A2	Date: 2026-10-10	**Rev: 0.3**
KiCad E.D.A. 9.0.2		Id: 9/9