Base designs

S. Denis, B. Maréchal G. Goavec-Mérou, J.-M Friedt

January 13, 2020

This document aims at making a brief description of basic RF functions that can be setup, using Vivado and the fpga_ip repository. It assumes acquired the a priori knowledge on the OscillatorIMP ecosystem, otherwise refer to: https://github.com/oscimp/oscimpDigital. The points discussed, listed below, are wrapped up in the example of a control loop design, with modulation and demodulation. A summary table of the IP blocks that can be used to build a numerical RF setup is given in the next pages.

- 1. Reminder on signal dynamics
- 2. Webserver
- 3. Double voltage source
- 4. Double DDS
- 5. Amplitude modulation
- 6. Sine perturbation of a signal

- 7. Frequency and phase modulation of a NCO
- 8. Filtering
- 9. Demodulation
- 10. Monitoring
- 11. Example to a control loop
- 12. FAQ

1 Reminder on signal dynamics

Regardless of the presented functions, it's obviously better to optimize the dynamic of a signal to the range of data available. This first minimizes the part of noise of the electronics with respect to the signal. Secondly if the signal dynamic exceeds the range available, there is an overflow. For instance 14 bits signed data represent a range of ± 13 bits ie. from -8192 to 8191 arb. unit. Above 8191 arb. unit, there is an overflow and the signal returns to the beginning of the range, ie. -8192. Representation in Fig.1.




Figure 1: Overflow on the top and bottom of a sine.

IP	Equivalent RF function or numeric function	Equivalent scheme with tunable entries
add_constReal_0 + data_in	Tunable amplitude offset, bias. The added offset value is internal to the block.	$ \begin{array}{c} \text{Offset} \\ \text{in} \longrightarrow + \longrightarrow \text{out} \end{array} $
dupplReal_1_to_2_0 data1_out + data2_out + data2_out + dupplReal_1_to_2_v1_0	Splitter	in \longrightarrow out1 out2
adder_substracter_re_0 data_out data_out adder_substracter_real_v1_0	Combiner. Add or subtract signals. The added/subtracted signal is external to the block unlike the add_const block.	
mixer_sin_0 data_out mixer_sin_v1_0	Mixer	$ \begin{array}{c} \text{lo} \\ \downarrow \\ \text{if} \longrightarrow \\ \end{array} \qquad \text{rf} $
firReal_0 +s00_axi +data_in data_out+ s00_axi_aclk tick_o s00_axi_reset firReal_v1_0	Tunable filter. FIR with decimation option.	in — out
expanderReal_0 data_out+ expanderReal_v1_0 shifterReal_0 shifterReal_dyn_0 shifterReal_dyn_out+ shifterReal_v1_0 data_out+ shifterReal_dyn_v1_0	Can be assimilated to 2^m amplifiers or attenuators. Are used to adapt the data size between blocks, or to select the range of the numeric signal. Expander: crop end of word, expand beginning of word. Shift: crop beginning of word, expand end of word.	$ \begin{array}{c} \text{in } - \exp \rightarrow \text{ out} \\ \text{in } - \text{sh} \rightarrow \text{ out} \\ \text{in } - \text{sh-dyn} \rightarrow \text{ out} \end{array} $
switchReal_0 +s00_axi +data_in +data2_in -s00_axi_aclk -s00_axi_reset switchReal_v1_0	Switch	in1 out

IP	Equivalent RF function or numeric function	Equivalent scheme with tunable entries
meanReal_0 +data_in data_out+ meanReal_v1_0	Moving average. Decimation of 2^n with averaging: slows the data flow.	in $-\sum \downarrow 2^n$ \rightarrow out
delayTempo_axi_0 +s00_axi +data_in -s00_axi_aclk -s00_axi_reset delayTempo_axi_v1_0	Tunable delay line ie. cables.	in delay out
axi_to_dac_0 +s00_axi ref_clk_i ref_rst_i dataB_out+ s00_axi_aclk s00_axi_reset axi_to_dac_v1_0	Tunable voltage source. Controllable states/constants.	$\begin{array}{c} \lambda \Longrightarrow \text{out 1} \\ \text{out 2} \end{array}$
nco_counter_0 +s00_axi +pinc_in +pinc_in sine_out+ ref_clk_i square_out+ ref_rst_i trigger_o -s00_axi_aclk -s00_axi_reset nco_counter_v1_0	DDS NCO	$\phi_{off}, \phi_{inc} \xrightarrow{f_0} \text{out}$
pidv3_axi_0	PID	$\varepsilon \rightarrow PID \rightarrow out$
dataReal_to_ram_0 +s00_axi +data1_in +data2_in -s00_axi_creset dataReal_to_ram_v1_0	Monitoring: oscilloscope, spectrum analyzer Can also be used to process the signal in the CPU. Up to 12 channels.	$ \begin{array}{c} \text{in } 1 \\ \text{in } \dots \\ \text{in } 12 \\ \end{array} $ $ \begin{array}{c} \text{Data2Ram} \\ \end{array} $
convertComplexToReal_2 datal_out + dataQ_out + dataQ_out + dataQ_out + dataQ_out + dataQ_out + dataQ_in data_out + dataQ_in dataQ_i	Split or combine In-phase and Quadrature components. Convert \mathbb{R} to \mathbb{C} or \mathbb{C} to \mathbb{R} .	$ \begin{array}{c} \operatorname{Re} \longrightarrow \mathbb{R}2\mathbb{C} \longrightarrow \mathbb{C} \\ \mathbb{C} \longrightarrow \mathbb{C}2\mathbb{R} \longrightarrow \operatorname{Re} \\ \operatorname{Im} \end{array} $
	3	

2 Webserver

The tunable parameters of the IPs are controlled through C coded functions, visible in the /oscimpDigital/lib/my_lib.h library files. Example of functions with a generic driver "fpgagen":

```
fpgagen_send_conf(char *filename, int reg, int value);
fpgagen_recv_conf(char *filename, int reg, int *value);
```

Those functions can be implemented in a graphic interface to constitute a user friendly control of the IPs. Here we show an example of webserver using RemI¹, a cross platform remote gui for python. The wrapper liboscimp_fpga.py makes the intermediary between the webserver and the libraries. It takes the following form:

```
import ctypes
from ctypes import *
lib = ctypes.CDLL('/usr/lib/liboscimp_fpga.so')

def fpgagen_send_conf(filename, reg, value):
    file = ctypes.create_string_buffer(str.encode(filename))
    my_val = int(value)
    lib.fpgagen_send_conf(file, reg, my_val)

def fpgagen_recv_conf(filename, reg):
    file = ctypes.create_string_buffer(str.encode(filename))
    my_val = c_int()
    ret_val = lib.fpgagen_recv_conf(file, reg, byref(my_val))
    return (ret_val, my_val.value)
```

Then the example of functions implemented in the webserver to configure the IPs is:

```
import liboscimp_fpga
liboscimp_fpga.fpgagen_send_conf("/dev/my_file", my_reg, my_value)
```

In the webserver, values sent to the IPs can either take the form of slider, a spinbox, a checkbox, a button... In our case, a simple actuator will be represented by a checkbox, and any other controllable value by both a slider and a spinbox. The structure of the webserver is as follows:

```
#!/usr/bin/env python

import liboscimp_fpga
import ctypes
import remi.gui as gui
from remi import start, App

class MyApp(App):
```

¹Download and Faq: https://www.remigui.com/

```
def __init__(self, *args):
       super(MyApp, self).__init__(*args)
   def main(self):
       self.w = gui.VBox()
       \#Create the slider and the spinbox, whose value is restricted to -8192 to 8191 (no overflow)
       self.hbox_MY_VALUE = gui.HBox(margin="10px")
       self.lb_MY_VALUE = gui.Label("/dev/MY_VALUE_FILE", width="20%", margin="50px")
       self.sd_MY_VALUE = gui.Slider(0, -8192, 8191, 1, width="60%", margin="10px")
       self.sd_MY_VALUE.set_oninput_listener(self.sd_MY_VALUE_changed)
       self.sb_MY_VALUE = gui.SpinBox(0, -8192, 8191, 1, width="20%", margin="10px")
       self.sb_MY_VALUE.set_on_change_listener(self.sb_MY_VALUE_changed)
       self.sd_MY_VALUE_changed(self.sd_MY_VALUE, self.sd_MY_VALUE.get_value())
       self.hbox_MY_VALUE.append(self.lb_MY_VALUE)
       self.hbox_MY_VALUE.append(self.sd_MY_VALUE)
       self.hbox\_MY\_VALUE.append(self.sb\_MY\_VALUE)
       self.w.append(self.hbox_MY_VALUE)
       #Create the checkbox
       self.hbox_MY_ACTUATOR = gui.HBox(margin="10px")
       self.lb_MY_ACTUATOR = gui.Label("/dev/MY_ACTUATOR_FILE", width="20%", margin="50→
            \hookrightarrow xq
       self.cb_MY_ACTUATOR = gui.CheckBox(True, width="5%", margin="10px")
       self.cb_MY_ACTUATOR.set_on_change_listener(self.cb_MY_ACTUATOR_changed)
       self.hbox_MY_ACTUATOR.append(self.lb_MY_ACTUATOR)
       self.hbox_MY_ACTUATOR.append(self.cb_MY_ACTUATOR)
       self.w.append(self.hbox_MY_ACTUATOR)
       return self.w
   #Function called by the slider
   def sd_MY_VALUE_changed(self, widget, value):
       print("/dev/MY_VALUE_FILE", MY_REG, int(value))
       liboscimp_fpga.fpgagen_send_conf("/dev/MY_VALUE_FILE", MY_REG, int(value))
       self.sb\_MY\_VALUE.set\_value(int(value))
   #Function called by the spinbox
   def sb_MY_VALUE_changed(self, widget, value):
       print("/dev/MY_VALUE_FILE", MY_REG, int(value))
       liboscimp_fpga.fpgagen_send_conf("/dev/MY_VALUE_FILE", MY_REG, int(value))
       self.sd_MY_VALUE.set_value(int(float(value)))
   #Function called by the checkbox
   def sb_MY_ACTUATOR_changed(self, widget, value):
       print("/dev/MY_ACTUATOR_FILE", MY_REG, int(value))
       liboscimp_fpga.fpgagen_send_conf("/dev/MY_ACTUATOR_FILE", MY_REG2, int(value))
       self.sd_adc1_offset.set_value(int(float(value)))
#Launch oh the webserver on the local machine
start(MyApp, address="0.0.0.0", port=80, title="My_super_webserver")
```

Preview of the webserver created:




Figure 2: Example of webserver with MY_VALUE_FILE represented by a slider and a spinbox, and MY_ACTUATOR_FILE represented by a checkbox.

Here the generic driver fpgagen is used as an example, however the use of a different driver can lead to various requirements: arguments, data type, or several functions. Some specific cases will be treated in the next sections. In the other cases, refer to the /oscimpDigital/lib/my_lib.h library files, or the oscimpDigital documentation: https://github.com/oscimp/oscimpDigital/tree/master/doc

A webserer generator is available in the /oscimpDigital/app/tools/webserver_generator repository, and build a standard webserver using the same My_super_design.xml file than the one used by the module generator :

./webserver_generator.py My_super_design.xml

3 Double voltage source

A double tunable voltage source can be set up si using the axi_to_dac IP. However it's only one of the many functions that can be imagined with this IP.

See $https://github.com/oscimp/oscimpDigital/blob/master/doc/IP/axi_to_dac.md. \label{lock} The block diagram is as follows:$





Figure 3: Part of the block diagram for the tunable voltage source.

In this configuration and with data on 14 bits, all the parameters of the axi_to_dac block keep their default value. The tuning of the output is performed with the webserver (see section 2). With the Redpitaya board, the maximum voltage is $\pm 1 V$ per output.

4 Double DDS

The schematic configuration of the double DDS we propose here is shown below:



It corresponds to two DDS with adjustable frequency, amplitude, output offset, and referenced on the same clock. Frequency/phase and amplitude modulation are not represented here, but can be added using sections 5 and 7. The block diagram associated with this scheme is as follows:




Figure 4: Part of the block diagram for the double DDS.

4.1 IP configuration

The IPs configuration may change depending on the board/application, however in this example we used the following configurations:

IP	Configuration
	Counter size: 40 bits
nco_counter_1/2	Data size: 16 bits
	Lut size: 12 bits
dds_ampl	Data size: 14 bits
mixer_sin_1/2	Data in/out size: 14 bits
	Nco_size: 16 bits
$dds1/2$ _offset	Data in size: 14 bits
	Data out size: 14 bits
	Signed
$convert\mathbb{C}to\mathbb{R}_{-1}/2$	Data size: 14 bits

4.2 Webserver configuration

For the DDS offset and amplitude blocks we only use one value to be controlled, ie. one slider/spinbox. However the NCO block offers several options as the phase offset and increment can be internal or external to the block. Therefore we keep a default construction for the NCO in the webserver, including all these possibilities:

- \bullet 1st slider+spinbox: the frequency control, up to the half clock frequency (Hz)
- 2nd slider+spinbox: the phase offset control
- pinc checkbox: internal or external phase increment
- poff checkbox: internal or external phase increment

In the present case there is no external connections for the frequency and phase increments, thus the pinc and poff checkbox will remain checked. A preview of the webserver for the double DDS design is given in fig.5.



Figure 5: Screenshot of the double DDS webserver.

4.3 Expected output

We show in fig.6 an example of two signals generated.

Ch1: $f_0 = 30~MHz,~dds1_ampl = 8191~arb.~unit,~dds1_offset = 0~arb.~unit,$ $\phi_{off1} = 0~arb.~unit.$

Ch2: $f_0 = 45~MHz$, $dds2_ampl = 3000~arb$. unit, $dds2_offset = 5000~arb$. unit, $\phi_{off2} = 0~arb$. unit.




Figure 6: Expected output.

With an internal phase increment, the output signals are generated with an arbitrary phase. This phase can be adjusted according to the intended application, using the phase offset slider, as represented in fig.7:




Figure 7: Phase offset.

4.4 Unexpected output

In fig.8 the Ch1 signal is the same, but there is an overflow in Ch2 due to the sum of $dds1_ampl$ and $dds1_offset$.

Ch2: $f_0=45~MHz,~dds2_ampl=8191~arb.~unit,~dds2_offset=8191~arb.~unit,$ $\phi_{off2}=0~arb.~unit.$

Solution: decrease either $dds1_ampl$ or $dds1_offset$, such as $dds1_ampl + dds1_offset < 8191$.





Figure 8: Unexpected output due to overflow in ch2.

5 Amplitude modulation

An amplitude modulation can be performed easily, in the same way as with RF components:



This scheme is equivalent to the expression of the amplitude modulation:

$$y(t) = [1 + h \cos(\omega_m t)]z(t)$$

$$\Rightarrow out = [1 + \frac{AM_ampl}{AM_depth}AM_nco] AM_depth \times in$$

Then the modulation depth is $h = \frac{AM_ampl}{AM_depth}$. Thereafter:

- h = 0 with $AM_ampl = 0$
- h = 0.5 with $AM_ampl = 4096$ arb. unit and $AM_depth = 8191$ arb. unit
- h = 1 with $AM_ampl = 8191$ arb. unit and $AM_depth = 8191$ arb. unit
- h = 2 with $AM_ampl = 8191$ arb. unit and $AM_depth = 4096$ arb. unit

The block diagram corresponding to this scheme is as follows:




Figure 9: Part of the block diagram for this amplitude modulation.

In this block diagram the input and output are connected to the converter blocks to make an example with external signal. However this principle can be included to other applications, such as the double dds design to add an amplitude modulation option to the generated signals.

5.1 IP configuration

IPs configuration in this example:

IP	Configuration
nco_counter	Counter size: 40 bits
	Data size: 16 bits
	Lut size: 12 bits
axi_to_dac	Data size: 16 bits
mixer_sin_1	Data in/out size: 16 bits
	Nco_size: 16 bits
mixer_sin_2	Data in/out size: 14 bits
	Nco_size: 16 bits
add_const_real	Data in size: 16 bits
	Data out size: 16 bits
	Format: Signed
$convert\mathbb{C}to\mathbb{R}_{-1}$	Data size: 14 bits

5.2 Webserver configuration

Here the webserver configuration is similar to the double dds one. In case refer to subsection 4.2. preview of the amplitude modulation part of the webserver, with the mod_nco

controlling the modulation frequency, and mod_ampl controlling its amplitude:




Figure 10: Screenshot of the amplitude modulation part of the webserver.

5.3 Expected output

To make a small preview of the expected behavior of the amplitude modulation, we will present the cases h=0.5, h=1, and the surmodulation h=2. We use at the input a sine signal of 50 MHz and 0 dBm. The modulating signal is set to 500 kHz.

Input and output with h = 0.5




Figure 11: Expected behavior for h = 0.5.

Output with h = 1




Figure 12: Expected behavior for h = 1.

Output with h = 2 (overmodulation)




Figure 13: Expected behavior for h = 2: overmodulation.

5.4 Unexpected output

Although the following case is not due to the numerical aspect of the amplitude modulation presented here, it can be seen as an unexpected output:

This kind of shape is due to a carrier frequency below the input signal frequency.





Figure 14: Case of a carrier frequency below the input signal frequency.

6 Sine perturbation of a signal

A way to study the response of a system is to apply a perturbation to this system. Most of the time, the perturbations take the form of steps applied to the input signal of the system by adding to it a square signal. In the case of optical oscillators, the working point of the system, i.e. the resonant frequency, can be determined by making a frequency scan of the system. This scan takes the form of a sine perturbation of the system. In this section, we show the example of a sine perturbation to a signal. The scheme used is quite similar to the amplitude modulation:



The block diagram corresponding to this scheme is as follows:




Figure 15: Part of the block diagram for the amplitude modulation.

6.1 IP configuration

IPs configuration in this example:

IP	Configuration
perturb_nco	Counter size: 40 bits
	Data size: 16 bits
	Lut size: 12 bits
perturb_ampl	Data size: 14 bits
perturb_mixer	Data in/out size: 14 bits
	Nco_size: 16 bits
adder_substracter_re	Data size: 14 bits
	Operation: add
	Format: Signed
$convert\mathbb{C}to\mathbb{R}_{-}1$	Data size: 14 bits

6.2 Webserver configuration




Figure 16: Screenshot of the sine perturbation part of the webserver.

6.3 Expected output

We use at the input a sine signal of 5 MHz and 0 dBm. With a sine perturbation of 50 MHz and 1000 arb. unit, we expect:




Figure 17: Expected behavior with input sine at 5 MHz and sine perturbation of 50 MHz.

6.4 Unexpected output

An unexpected situation can be the output signal visible in fig.18:

This situation is very similar to the fig.8 in subsection 4.4: this output is a result of an overflow happening during the signal processing. This situation is due to an input signal too powerful with respect to the perturbation amplitude. Solution: decrease the perturbation amplitude or the power of the input signal.





Figure 18: Unexpected behavior with input sine at 5 MHz and sine perturbation of 50 MHz.

7 Frequency and phase modulation of a NCO

A frequency and a phase modulation can also be performed using the phase increment and the phase offset input of the NCO. The scheme presented below corresponds to the block diagram presented in fig.19.



7.1 IP configuration

IPs configuration in this example:




Figure 19: Part of the block diagram for frequency (orange) and phase (purple) modulation of a NCO. \$19\$

IP	Configuration
	Counter size: 40 bits
FP_nco/PM_nco/nco	Data size: 16 bits
	Lut size: 12 bits
mod_ampl	Data size: 27 bits
	Data in size: 27 bits
expanderReal_1	Data in size: 16 bits
	Format: Signed
	\bar{Data} in size: $1\bar{6}$ \bar{bits}
expanderReal_2	Data in size: 12 bits
	Format: Signed
shiftReal_1	Data in size: 27 bits
Sillititear_r	data out size: 32 bits
$\frac{1}{1}$ shiftReal_2	Data in size: 32 bits
siiitkeai_2	data out size: 40 bits
mixer_sin_1	Data in/out size: 27 bits
IIIIxer_siii_i	Nco_size: 16 bits
mixer_sin_2	Data in/out size: 16 bits
	Nco_size: 16 bits
f_0	Data in/out size: 32 bits
	Format: Signed
$convert\mathbb{C}to\mathbb{R}_{-}1$	Data size: 27 bits
$convert \bar{\mathbb{C}} to \bar{\mathbb{R}}_{-2}$	Data size: $16 \ bits$
$convert\mathbb{C}to\mathbb{R}_3$	Data size: 14 bits

7.2 Webserver configuration

Here, only the PM_deviation is reconfigured between -8192 and 8191 arb. unit. Both FM_nco, PM_nco, f0, FM_deviation and nco are configured between 0 and 62000000 Hz. The webserver is represented in fig.20

7.3 Expected frequency modulation

For the frequency modulation, we use the phase increment input of the nco. In the webserver this requires to uncheck the "pinc" checkbox. This means that the phase increment is external and whatever is the frequency mentioned in /dev/nco, it will not be taken into consideration. In this case, the frequency of the carrier must be written in /dev/f0: this adds to the FM_nco a constant corresponding to the carrier frequency.

To show an exaggerated example of the frequency modulation, we use a carrier frequency f0 of 5 MHz. The frequency of the FM_nco and the FM_deviation must remain lower than




Figure 20: Screenshot of the phase and frequency modulation webserver. "pinc" checkbox is unchecked: frequency modulation.

the carrier frequency. Here we used a frequency modulation of 200 kHz and a deviation of 4 MHz. We expect the following output:




Figure 21: Expected frequency modulation with a carrier at 5 MHz, and a deviation of 4 MHz.

7.4 Expected phase modulation

For the phase modulation, we use the phase offset input of the nco and keep an internal phase increment. In the webserver this requires to uncheck the "poff" checkbox and keep checked the "pinc" checkbox. This means this time that the phase offset is external, and the nco frequency taken into consideration is the one mentionned in /dev/nco. The phase offset range goes from -4π to 4π , therefore a PM_deviation of $\pm 8191~arb.~unit$ corresponds approximately to deviation of $\pm 4\pi$.

The example in fig.22 represents a phase modulation for a carrier at 1 MHz, a deviation slightly below 2π (PM_deviation = 4000 arb. unit), and a modulation frequency of 100~kHz.




Figure 22: Expected phase modulation with a carrier at 1 MHz, and a deviation of 2π ..

7.5 Unexpected output

Unexpected outputs or a lack of signal can have several origins. Here is a non-exhaustive list of unexpected situations, and the potential solutions:

- The observed deviation is higher or lower than expected:
 - The data sizes in the expanders/shifters in the block design are chosen so that the range of the mod_ampl block fit with the phase increment/offset inputs of the nco. If the deviation is not the one expected, check if the data sizes between the mod_ampl block and the nco block are adapted.
- There is no output signal or the signal is fixed:
 - 1. Check the connections in the block design.

- 2. Check if the data sizes are adapted.
- 3. Check if the mod_ampl block (axi_to_dac block) is configured to have a data output always enabled: its state must remain high.
- There seems to be an amplitude modulation with the frequency/phase modulation, or the output amplitude seems to vary with the frequency.

The input impedance of your monitoring device may be quite low.

8 Filtering

The FIR (Finite Impulse Response) filter has the role of filter with a number of coefficients that is configurable during the creation of a design. Similarly to the mean block that makes a moving average, the FIR has a decimation option. The decimation is performed before the filtering and slows the data flow. To learn more about the FIR, visit: https://une_super_ref.com/

8.1 Calculation of the coefficients

The number of coefficients and their values determine the transfer function of the FIR. Therefore the coefficient must be calculated according to the situation. Also, the coefficients must be integers with a size determined in the FIR block, by default and in our case on $16\ bits$.

To compute the FIR coefficients, octave proposes the signal package² with the function fir 1³ that allows to design either lowpass, highpass, bandpass or bandstop filters. First, load the signal package of octave:

```
octave:1> pkg load signal
```

Then the syntax is as follows:

```
COEFF = fir1(n, w, type)
```

With n the order of the filter, resulting in n+1 coefficients, w the normalized cutoff frequency(ies), and type the type of the filter "low", "high", "stop" or "pass".

For example, the calculation of 10 coefficients (9th order filter) on 16 bits ($\times 2^{16}$) for a lowpass filter with a cutoff frequency at the half range (0.5), gives the following output:

```
octave:2> COEFF = transpose(int16(fir1(9,0.5)*2**16)))

COEFF = 257

-793
```

²https://octave.sourceforge.io/signal/index.html

³https://octave.sourceforge.io/signal/function/fir1.html

```
-2674

7551

28428

28428

7551

-2674

-793

257
```

It should be noted that the FIR coefficients are recognizable by their symmetry. The function freqz of the signal package allows to obtain and visualize the frequency and phase responses of the designed FIR coefficients. Some examples are represented below:

Lowpass filter with 55 coefficients

Filter of 54th order. The cutoff frequency of 3~MHz is calculated on the basis of a sampling frequency of 125~MHz, i.e. a Nyquist frequency of 62.5~MHz. Then the cutoff is 3/62.5 = 0.048. In the following, freqz has 4 arguments. The first is our FIR coefficients. The second represents the coefficients of feedback of an IIR (Infinite Impulse Response) filter, here the value 1 means we consider a simple FIR. The third (1024) is the resolution of the frequency/phase response diagram, and the last is the sampling frequency 125~MHz:

octave:2> figure(1); freqz(int16(fir1(54,0.048)*2**16),1,1024,125e6)




Figure 23: Lowpass filter at a 3 MHz cutoff frequency with 55 coefficients.

The importance of designing the filter coefficients adapted to one precise situation is clearly visible here, since the blocking range is not flat but constituted of small bounces. The rejection between the top and the bottom of the bounces can exceed 20 dB depending on the FIR coefficients. Thus, it is interesting to design the FIR coefficients so that it rejects a precise spectral component (such as harmonics).

Lowpass filter with 15 coefficients

The effect of the number of coefficient can be seen by designing the same fir with much less coefficients, here 15 coefficients:

octave:3> figure(2); freqz(int16(fir1(14,0.048)*2**16),1,1024,125e6)




Figure 24: Lowpass filter at a 3 MHz cutoff frequency with 15 coefficients.

In this case, the whole rejection of the filter is lower, and the filtering less precise.

Dual bandstop filter

Example of syntax for the designing of a more exotic filter. Here a filter with two stop bands at 5~MHz - 25~MHz and 40~MHz - 50~MHz:

octave:4> figure(3); freqz(int16(fir1(54,[0.08 0.4 0.64 0.8],'stop')*2**16),1,1024,125e6)




Figure 25: Bandstop filter at at 5 MHz - 25 MHz and 40 MHz - 50 MHz, with 55 coefficients.

8.2 Loading of the coefficients

The loading of the coefficients in the FIR is performed in our case using the function visible in the /oscimpDigital/lib/fir_conf.h file :

```
fir_send_confSigned(const char *basename, const char *fileCoeff, const int coeffSize);
```

In the python wrapper liboscimp_fpga.py (see section 2), it takes the form:


```
def fir_send_confSigned(basename, nbFir,fileCoeff, coeffSize):
    file = ctypes.create_string_buffer(str.encode(basename))
    coeffFile = ctypes.create_string_buffer(str.encode(fileCoeff))
    lib.fir_send_confSigned(file, nbFir, coeffFile, coeffSize)
```

Where coeffFile is a data file where the FIR coefficients are stored in column, and coeffSize the number of coefficients mentioned in the FIR block and contained in coeffFile. Then an example of python script to load one FIR with 55 coefficients stored in the My_FIR_coefficients.dat file is:

```
#!/usr/bin/env python
import liboscimp_fpga
liboscimp_fpga.fir_send_confSigned('/dev/MY_FIR_FILE', 'My_FIR_coefficients.dat', 55)
```

9 Demodulation

A demodulation in amplitude or frequency/phase can be performed using the scheme below:



The filtering is performed using a FIR, explication garder 1 bande latérale... The block diagram corresponding to this scheme is presented in fig.26.




Figure 26: Part of the block diagram for the demodulation, including the filtering.

9.1 IP configuration

IPs configuration in this example:

IP	Configuration
	Counter size: 40 bits
$\operatorname{demod_nco}$	Data size: 16 bits
	Lut size: 12 bits
demod_mixer	Data in/out size: 14 bits
	Nco_size: 16 bits
$\operatorname{convert}\mathbb{C}\mathrm{to}\mathbb{R}_{-}1$	Data size: 14 bits
	COEFF Size: 16 bits
	Data In size: 14 bits
$\operatorname{demod_fir}$	Data Out size: 32 bits
	Decim Factor: 1
	Nb COEFF: 55
shiftReal_0	Data in size: 32 bits
	Data out size: 19 bits
expanderReal_0	Data in size: 19 bits
	Data out size: 14 bits

9.2 Webserver configuration



Figure 27: Screenshot of the demodulation webserver: only one nco is controlled here.

9.3 Expected output

To make small review of the behavior of this demodulation setup, we display here four cases:

- Demodulation of an unmodulated sine signal
- Mix of a sine signal and the demodulation signal (i.e. not a demodulation)
- Amplitude demodulation
- Frequency demodulation

9.4 Unexpected output