## IO configurations(Min7) – stm32 High Density Device LQFP64

Compulsory and fixed pin assignments					
Pin name	Pin	Description	Usage		
V <sub>SS_1</sub>	31				
$V_{DD_1}$	32				
V <sub>SS_2</sub>	47	$V_{DD} = 2.0 \text{ to } 3.6 \text{V(nominal 3.3V); } V_{SS} =$			
V <sub>DD_2</sub>	48	0V			
V <sub>SS_3</sub>	63	Each pair 0.1uF decoupled			
$V_{DD_3}$	64	Overall 1 uF decoupled	These pins		
V <sub>SS 4</sub>	18		are fixed and		
$V_{DD_4}$	19		must be		
V <sub>SSA</sub>	12	$V_{DDA} = 2.4 - 3.6V$ ; Must be within ±0.3V	connected as		
$V_{DDA}$	13	of V <sub>DD</sub> ; ADC supply 0.1uF & 1uF	shown.		
		decoupling			
NRST	7	Reset input			
Boot0	60	Flash/Program select			
Boot1/PB2	28	Gnd (necessary???)			
PA9/UART1_TX /TIM1_CH2	42	For serial flash & debug printf();			
PA10/UART1_RX/ TIM1_CH3	43	Do not use for other purpose.			
V <sub>BAT</sub>	1	Battery backup or V <sub>DD</sub> (if not used)			
PD0/OSC_IN	5	Input only			
PD1/OSC_OUT	6	Output only			
Recommend	ed pin	assignments (Analog inputs)			
PC0/ADC123_IN10	8		gyro		
PC1/ADC123_IN11	9	Duefermed analog input nine			
PC2/ADC123_IN12	10	Preferred analog input pins	Sen_LF		
PC3/ADC123_IN13	11		Sen_RF		
PA0/TIM5_CH1/ADC123_IN0	14*		Sen_LD		
PA1/TIM5_CH2/ADC123_IN1	15*	Next professed analog input ping	Sen_RD		
PA2/TIM5_CH3/ADC123_IN2	16*	Next preferred analog input pins	Sen_Flash		
PA3/TIM5_CH4/ADC123_IN3	17*		BatteryVolt		
PA4/ADC12_IN4	20	Other analog inputs			
PA5/ADC12_IN5/SPI1_CK	21				
PA6/TIM3_CH1/ADC123_IN6/SPI1_MISO	22*				
PA7/TIM3_CH2/ADC123_IN7/SPI1_MOSI	23*				
Recommended pin assignments (Encoder inputs)					
PC6/TIM8_CH1	37	Quadrature i/p			
PC7/TIM8_CH2	38	ζασαισταιε 1/ μ			
PB4	56	Quadrature i/p. Remap TIM3 here.			
PB5	57				
PB6/TIM4_CH1	58	Quadrature i/p	Right_chA		
PB7/TIM4_CH2	59	ζασαισταιε 1/ β	Right_chB		
PA15	50	Quadrature i/p. Partial remap TIM2	Left_chA		
PB3	55	here	Left_chB		
Recommended pin assignments (Serial comms)					
PB10/i2c2_SCL/USART3_TX	29	I2C2 or USART			
PB11/i2c2_SDA/USART3_RX	30	IZCZ UŁ USAKI			
PC10/UART4_TX	51	RS232			
PC11/UART4_RX	52				
PC12/UART5_TX	53	- RS232			
PD2/UART5_RX	54				

Recommended pin assignments (PWM)					
PC8/TIM8_CH3	39	Remap TIM3 here for PWM o/p. If			
PC9/TIM8_CH4	40	TIM3 is already assigned for			
		quadrature i/p, do not use these pins.			
PA8/TIM1_CH1	41	PWM output	Rmotor_pwm		
PA11/TIM1_CH4	44		Lmotor_pwm		
PA0/TIM5_CH1/ADC123_IN0	14*	Can be used for PWMs or Analog			
PA1/TIM5_CH2/ADC123_IN1	15*	inputs.			
PA2/TIM5_CH3/ADC123_IN2	16*	TIM3_CH1 & TIM3_CH2 can be used			
PA3/TIM5_CH4/ADC123_IN3	17*	for encoder inputs			
PA6/TIM3_CH1/ADC123_IN6	22*	Pins marked with '*' are also listed			
PA7/TIM3_CH2/ADC123_IN7	23*	before in other entries. They are			
PB0/TIM3_CH3/ADC12_IN8	26	repeated here for convenience. Do not			
PB1/TIM3_CH4/ADC12_IN9	27	use the same pins twice.			
General IOs and misc.					
PC4/ADC12_14	24	Analog input or general IO	Rmotor_dir		
PC5/ADC12_15	25		Lmotor_dir		
PB12/USART3_CK	33	Use these pins for HCMS2905 alphanumeric display SPI interface or general IOs.	Disp_CE		
PB13/SPI2_CK	34		Disp_Clk		
PB14/SPI2_MISO	35		Disp_RS		
PB15/SPI2_MOSI	36		Disp_Data		
PA12	45	Preferred general IOs (these pins have	Led0		
PA13	46	no special alternate functions that is	Led1		
PA14	49	useful)	Led2		
PB8/TIM4_CH3	61	If TIM4 is used for encoder, these pins	TX_Diag		
PB9/TIM4_CH4	62	can be used for general IOs.	TX_Diag_H		
PC13	2	Preferred general IO. These 3 pins have	Tx_Left		
PC14	3	low current drive (3mA). Cannot drive	Tx_Right		
PC15	4	LEDs.	User-SW		

## Notes:

- 1. 2 advance control timers (TIM1, TIM8), PWM, i/p capture, output compare, & quadrature encoder
- 2. 4 general timersTIM2, TIM3, TIM4, TIM5 i/p capture, output compare, one pulse mode o/p, PWM, quadrature encoder
- 3. 2 basic timers, TIM6, TIM7 for interrupts.
- 4. Total I<sub>VDD</sub> < 150mA. Individual IO pin can sink or source +/- 8mA, and sink 20mA (with a relaxed V<sub>OL</sub>)
- 5. Individual output pins can be configured as push-pull or open-drain.
- 6. Some alternate function pins can be remapped through AFIO\_MAPR register. Refer to section-8 of stm32F10xxx reference manual.
- 7. Maximum of 16 interrupt pins, EXTI0-EXTI15. Can be mapped to any corresponding port pin. E.g. EXTI0 to (PA0/PB0/PC0/...). See section-9 of stm32F10xxx reference manual.
- 8. The IO subsystems pins available are limited by the 64 pin package. The 100-pin or 144 pin package allows more of the pins to be available.
- 9. Most pins are 5V tolerant, except ADC input pins, PB5 & PC13-PC15, OSC\_IN
- 10. OSC\_IN & OSC\_OUT can be connected to a crystal to generate a more accurate clock for CPU