

Decimal-to-Two's Complement

- 1. Convert decimal to binary.
- 2. Pad to requested bit length (if needed).
- 3. Invert the bits.
- 4. Add 1.

NOTE: Follow "all" these steps ONLY IF given a negative decimal number. If positive, simply convert to binary.

Two's Complement-to-Decimal


- 1. Invert the bits.
- 2. Add 1.
- 3. Convert binary to decimal.
- 4. Add negative sign.

NOTE: Follow "all" these steps ONLY IF a 1 appears in the MSB position. If 0, simply convert to decimal.


In Two's Complement Addition, always ignore the carry out bit.

Two's Complement Range (N = # of Bits)

$$[-2^{N-1}, 2^{N-1} - 1]$$




Barrell Shifter



Strength Reduction

- 5°C → 4°C + C (4°C same as C << 2)
- C / 5 = 0.20 * C
- Approximately equals (102 / 512) * C = 0.199 * C
- (102 / 512) * C = C * (64 + 32 + 4 + 2) / 512 = (C * 64 + C * 32 + C * 4 + C * 2) / 512 = ((C << 6) + (C << 5) + (C << 2) + (C << 1)) >> 9

Inputs	Operation	Sample Output if A = 00001111 B = 00000101	AL Logic
0 0 0	S = A + B	00010100	i _a = a, i _b = b, cin = 0
0 0 1	S = A - B	00001010	i _a = a, i _b = b', cin = 1
0 1 0	S = A + 1	00010000	i _a = a, i _b = 0, cin = 1
0 1 1	S = A	00001111	i _a = a, i _b = 0, cin = 0
1 0 1	S = A AND B (bitwise AND)	00000101	i _a = ab, i _b = 0, cin = 0
1 0 0	S = A OR B (bitwise OR)	00001111	i _a = a + b, i _b = 0, cin = 0
1 1 0	S = A XOR B (bitwise XOR)	00001010	i _a = a xor b, i _b = 0, cin = 0
1 1 1	S = A (bitwise complement)	11110000	i _a = a', i _b = 0, cin = 0




Shifting


- Multiplication
 - 1 <<
 - 2 <<
 - 3 <<
 - 4 <<
 - 8 <<
- Division
 - 1 >>
 - 2 >>
 - 3 >>
 - 4 >>
 - 8 >>

Max. clock frequency = 1 / 10ns (critical path time) = 100 MHz


Subtractor using Adder




Adder & Subtractor



Up/Down Counter




Clock Divider




Multifunction Arithmetic Logic


- Drawbacks
 - Wasted Area and Power
 - Complicated Wiring
 - Long Delay
 - Observation
 - Only Need to Perform One Operation At a Time.




Overflow



Overflow




Subtractor



Type	Construction	Features & Drawbacks
D flip-flop	2 D-latches	Stores 1 bit, ~12 transistors per bit
Register	A number of D flip-flops in series	Store one entry of several bits
Register file	A collection of registers with drivers and buses	Store several entries of several bits, fast but large, usually more than 1 port
SRAM	Loop of inverters	Slower than register file but smaller, 6 transistors per cell (bit)
DRAM	Capacitor to store charge	Slower but much smaller, 1 transistor per cell, need periodic recharge
ROM	Depends	Fast reads, slow writes, retain data without power supply

Register File




Problems with Separate Registers

- Complicated wiring
 - Aka routing congestion
 - Burden on the designer
- Weak signals
- Long delays


Note: Each driver in figure actually represents 32 1-bit drivers

Write is synchronous
Read is asynchronous


SRAM cell




DRAM cell




EEPROM



ROM



Encoding method where the state encoding is same as the output values




One-Hot Encoding


- One bit per state
 - A bit being '1' corresponds to a particular state

Resultant Boolean equations


- n3 = s2; n2 = s1; n1 = s0; x = s3 + s2 + s1
- Fewer gates and only one level of logic
 - Less delay than two levels, so higher clock frequency



Queue



Inputs: A, B [256](8 bits); go (bit)
Outputs: sad (32 bits)
Local storage: sum, sadreg (32 bits); i (9 bits)



Steps

1. Create datapath
2. Connect datapath to controller
3. Derive controller FSM


SAME

- States
- Transition arcs
- Transition conditions
- If depends on inputs

DIFFERENT

- Transition conditions
- If depends on results from datapath
- Actions at each state


C-like Code to HLSM



HLSM


- Numbers
 - Single-bit: '0' (single quotes)
 - Integer: 0 (no quotes)
 - Multi-bit: "0000" (double quotes)
- == for equal, := for assignment
- Multi-bit outputs must be registered via local storage

Carry-Lookahead Adder



4-bit adder comparison (gate delays, gates)
- Carry-ripple: (8, 20)
- Two-level: (2, 500)
- CLA: (4, 26)
o Nice compromise



Carry Select Adder




Mealy Machine FSM implementation architecture

- State register and logic
- More detailed view
 - Next state logic - function of present state and FSM inputs
 - Output logic
 - If function of present state only - Moore FSM
 - If function of present state and FSM inputs - Mealy FSM


Mealy FSM adds this



Graphically: show **outputs** with transitions, not with states
Mealy may have fewer states, but drawback is that its outputs change mid-cycle if input changes
- Output d not 1 for full cycle



Up Counter with Load




- Useful to create pulses at specific multiples of clock
 - Example: Pulse every 9 clock cycles
 - Use 4-bit down-counter with parallel load
 - Set parallel load input to 8 (1000)
 - Why load 8 and not 9? Because 0 is included in count sequence: 8, 7, 6, 5, 4, 3, 2, 1, 0 -> 9 counts
 - Use terminal count to reload
 - When count reaches 0, next cycle loads 8

Adder Comparison


- carry-lookahead
- multilevel carry-lookahead
- carry-select
- carry-ripple

size


delay



Inputs: c (bit), a (8 bits), s (8 bits)
Outputs: d (bit) // '1' dispenses soda
Local storage: tot (8 bits)



Partitioning Method



Implication Table

