Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 6, 14:00

Student ID: B08202054 Student Name: 李杰銘


APR Results


1. Fill in the blanks below.

Design Stage	Description	Value
P&R	Number of DRC violations (ex: 0)	0
	(Verify -> Verify Geometry)	
	Number of LVS violations (ex: 0)	0
	(Verify -> Verify Connectivity)	
	Die Area (um²)	359802.03
	Core Area (um²)	193103.01
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	10ns
Simulation		
Follow your design in HW3?		Yes
(If not, write down the student ID of the designer)		

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result, and show the routing result in the layout (10%).





2. Attach the snapshot of DRC and LVS checking after routing. (5%)


```
******* Start: VERIFY CONNECTIVITY ******
Start Time: Sat Dec  3 10:38:22 2022

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (599.8400, 599.8300)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
   Found no problems or warnings.
End Summary
End Time: Sat Dec  3 10:38:22 2022
Time Elapsed: 0:00:00.0

******* End: VERIFY CONNECTIVITY ******
   Verification Complete : 0 Viols. 0 Wrngs.
   (CPU Time: 0:00:00.2 MEM: 0.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)



```
timeDesign Summary
Hold views included:
 av_func_mode_max
       Hold mode
                               all
                                        reg2reg |
                                                     in2reg
                                                                 reg2out
                                                                              in2out
                                                                                          default
              WNS (ns):
TNS (ns):
                                                      3.251
0.000
                             0.655
                                          0.655
                                                                   4.129
                                                                                            0.000
                                                                                N/A
N/A
N/A
                             0.000
                                          0.000
                                                                   0.000
                                                                                            0.000
     Violating Paths:
All Paths:
                                           0
113
                                                       0
45
                                                                    0
16
                                0
                                                                                              0
                               168
Density: 17.995%
```

4. Show the critical path after post-route optimization. What is the path type? (5%) (The slack of the critical path should match the smallest slack in the timing report) This critical path belongs to reg2out.

```
Path 1: MET Late External Delay Assertion 
Endpoint: o_out_data[6] (^) checked with
                                                                              leading edge of 'i_clk'
leading edge of 'i_clk'
Beginpoint: s\overline{r}am/\overline{Q}[6]
                                                      triggered by
Path Groups: {reg2out}
Analysis View: av_func_mode_max
Other End Arrival Time
- External Delay
                                                         0.000
                                                         3.250
6.500
   Phase Shift
   CPPR Adjustment
                                                         0.000
                                                         3.250
3.246
   Required Time
   Arrival Time
   Slack Time
Clock Rise Edge
                                                         0.004
                                                                  0.000
0.000
0.000
            Clock Network Latency (Prop)
Beginpoint Arrival Time
            Instance
                                           Arc
                                                                      Cell
                                                                                         Delay
                                                                                                        Arrival
                                                                                                                          Required
                                                                                                         Time
                                                                                                                             Time
                                CLK
CLK
A ^
                                                                                                                               0.004
            sram
                                                                                                           0.000
                                                                                         2.635
0.057
0.528
0.026
                                                                sram_4096x8
NAND2X2
OAI31X4
            sram
U1383
                                CLK ^{\wedge} \rightarrow Q[6]
A ^{\wedge} \rightarrow Y v
B0 v \rightarrow Y ^{^{\wedge}}
                                                                                                           2.636
2.693
                                                                                                                               2.639
2.697
3.224
            U1384
                                                                                                           3.220
                                o_out_data[6]
                                                                                                            3.246
                                                                                                                               3.250
```

5. Attach the snapshot of GDS stream out messages. (10%)

```
Merging with GDS libraries
Scanning GDS file gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file gds/sram_4096x8.gds to register cell name .....

Merging GDS file gds/tsmc13gfsg_fram.gds .....

******* Merge file: gds/tsmc13gfsg_fram.gds has version number: 5.

******* Merge file: gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file gds/sram_4096x8.gds .....

****** Merge file: gds/sram_4096x8.gds has version number: 5.


****** Merge file: gds/sram_4096x8.gds has units: 1000 per micron.

****** unit scaling factor = 1 ******

######Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

Since I only use one SRAM, I put the SRAM on the corner of the design and make the i/o pin facing to the center. I think it is helpful for routing. Besides, I add block halo around SRAM in order to keeping out standard cells.