






Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	01_Block Diagram		1.0
Date:	Monday, October 14, 2019	Sheet	1 of 11




Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	02_FPGA Bank0		1.0
Date:	Thursday, June 13, 2019	Sheet	2 of 11









Design Name			
ZYNQ-CORE			
Size A4	Page Name		Rev
	04_FPGA Bank500,Bank501		1.0
Date:	Thursday, June 13, 2019	Sheet	4 of 11













Zynq7010/7020






Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A4	05_FPGA Bank502	1.0	
Date:	Thursday, June 13, 2019	Sheet	5 of 11



Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A3	06_FPGA_POWER	1.0	
Date:	Thursday, June 13, 2019	Sheet	6 of 11




Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A3	07_DDR3	1.0	
Date:	Monday, October 14, 2019	Sheet	7 of 11









Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A4	08_eMMC	1.0	
Date:	Monday, October 14, 2019	Sheet	8 of 11







**Power On Sequence:**  
1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO



Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A3	09_Power	1.0	
Date:	Thursday, June 13, 2019	Sheet	9 of 11





Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<RevCod>
Date:	Thursday, June 13, 2019	Sheet 11 of 11

