




Design Name ZYNQ-CORE							
Size A4	Page Name 01_Block Diag	ram			Rev 1.0		
Date:	Monday, October 14, 2019 Sheet	1	of	11			








Design	Design Name ZYNQ-CORE						
Size A4	Page Name	02_FPGA Bank0 Rev					
Date:	Thursday	June 13, 2019	Sheet	2	of	11	
























Thursday, June 13, 2019






Design Name ZYNQ-CORE								
Size A4	Page Name 08_eMMC				Rev 1.0			
Date:	Monday, C	october 14, 2019	Sheet	8	of	11		










## Power On Sequnce: 1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO










Design Name ZYNQ-CORE							
Size A3	Page Name	09_Power				Rev 1.0	
Date:	Thursday, Ju	ine 13, 2019	Sheet	9	of	- 11	



Design Name ZYNQ-CORE							
Size A4	Page Name	10_CONNECTOR Rev					[ · · ·
Date:	Thursday,	June 13, 2019	Sheet	10	of	11	

