## ECGR 6264

# Project 1: Low-Noise Amplifier

#### James Morar

Introduction	٦	1
Schematics		2
Design and A	Analysis	3
l.	Calculations	3
II.	Initial Response	6
III.	Adjustments	
IV.	FOM and Components	7
Simulation R	Results	8
l.	Transistor Properties and Performance Summary	9
Conclusion		10

### Introduction

The purpose of this exercise was to serve as an introduction to RF design through the design of a narrowband, 2.4GHz low-noise amplifier using Cadence Virtuoso which meets the following specifications:

$$V_{DD} \leq 1.1V$$

Power Dissipation  $\leq 20mW$ 

$$S_{11} \leq -15dB$$

$$S_{12} \leq -15dB$$

$$S_{21} \geq 20dB$$

$$IIP_3 \geq -10dBm$$

$$NF \leq 2dB$$

Input Port:  $50\Omega$ 

Output Port:  $1K\Omega$ 

 $C_{out}$ : 200fF

There are four upcoming sections which discuss the thoughts that went into the design and implementation as well as the results of the amplifier. They are as follows:

- 1) **Schematics** Schematic level overview of the amplifier architecture.
- 2) **Design and Analysis** Discussion of design decisions and equations.
- 3) **Simulation Results** Graphs of important results such as  $S_{11}$ ,  $S_{21}$ ,  $IIP_3$ , and NF as well as tables enumerating the properties and bias conditions of transistors.
- 4) **Conclusion** A conclusion containing reflections and thoughts on the exercise.

## **Schematics**




Figure 1 – Completed Design




Figure 2 – Test Bench

## **Design and Analysis**

#### I - Calculations

For this design, the cascode topology on the previous page, *Figure 1*, was used. The reason that this layout was chosen is twofold. Firstly, because of its narrowband efficiency, and secondly, due to its ability to negate the miller effect of the gate-to-drain capacitance that limits gain at high frequencies. As a starting point, the following dimensions for the transistors were picked:

Length: 45nM

Finger Width: 5uM

No. Fingers: 25

Total Width: 125uM

A bias current was then swept from 0 to 1mA, and gm as well as Cgs were plotted(Figure~3). I felt that 400uA would serve as a good bias because gm=6.8mA/V at this point, which is not too weak and not too strong, and I also wanted to make this configuration as power efficient as possible. It should be noted that under these conditions,  $V_{GS}$  is well under  $V_{TH}$ , meaning that this amplifier is being operated in the subthreshold region.




Figure 3 - gm and cgs plot of the NMOS transistors used.

Next came the values of the inductors. The source and gate inductors serve as matching elements that resonate with  $\mathcal{C}_{GS}$  so that the source sees a real resistance of  $50\Omega$  looking into the base. In addition to helping with the match, the source inductor functions as a typical degenerative element which linearizes the circuit by raising the voltage at the source node in response to the gate voltage rising. To derive the value of the  $L_s$ , we can start by applying an input voltage and measuring the resulting current to calculate the impedance that the source would see looking into the gate.

By doing this we get

$$Zin = \frac{1}{c_{gs}\omega} + L_s\omega + \frac{gmL_s}{c_{gs}}$$

The third term in this equation creates a real resistance which can be set to  $50\Omega$  and then used to solve for  $L_s$ .

$$L_S = \frac{R_{in}C_{gs}}{gm} = \frac{50(40*10^{-15})}{6(10^{-3})} = 333pH$$

 $L_q$  is calculated using the equation

$$L_g = \frac{1}{\omega^2 c_{gs}} - 333pH = \frac{1}{\left((2.4*10^9)2\pi\right)^2 (40*10^{-15})} - 333pH$$
  
= **109**. **667***nH*

The drain inductor resonates with the 200 fF parallel output capacitance if it satisfies the equation

$$f_{Res} = \frac{1}{2\pi\sqrt{L_d C_{out}}}$$

Therefore,  $L_d = 21nH$ .

The starting values of key components and bias conditions so far are as follows

$$L_d = 21nH$$

$$L_q = 109.667nH$$

$$L_s = 333pH$$

$$C_{as} = 40 fF$$

$$ibias = 400u$$

#### II - Initial Response

The initial response of the circuit with these values was an  $S_{11}$ ,  $S_{12}$ , and  $S_{21}$  that showed strong peaks at around 1.8GHz, a margin of error of about 600MHz. Examining the *ZM* parameter of the input port showed a real impedance of  $133\Omega$  and an imaginary impedance of nearly  $700\Omega$ .

#### **III - Adjustments**

Since the imaginary part of the impedance was very positive,  $L_s$  and  $L_g$  were scaled down while observing ZM until 10pH and 55nH, respectively, provided a closer, but still out-of-spec result of  $89\Omega$  real and  $-12\Omega$  reactive. At this point I decided to leave the gate and source inductors alone and to adjust the drain inductor. Adjusting the drain inductor upwards made both the imaginary and real impedances worse, while adjusting it downwards brought the input port's impedance closer to  $50\Omega$ . The results of these experiments and adjustments led to the final values below.

$$L_d = 16nH$$

$$L_g = 55nH$$

$$L_s=10pH$$

#### **IV - FOM and Components**

For the Figure of Merit, the equation is given by:

$$10log \left[ 100 * \frac{S_{21} * f^2 C(GHz) * IIP_3(mW) * 10,000}{(F-1) * P_{Total}^2(mW) * Area(um^2)} \right]$$

Using values from *Table 1* and *Table 3*, the following FOM is obtained:

$$10log \left[ 100 * \frac{437mW*(2.4*10^9)^2*3mW*10,000}{(1.4-1)*1.87^2mW*1,422,568um^2} \right] = 215.8$$

The table below displays the area of the components given their values. The larger inductors and resistors are not feasible as on-chip components and would have to be placed off-chip.

Component	Value	Area
NMOS 0, 1, 2	X	$68.4um^2$
$R_0$	10K	$2000um^{2}$
$C_1$	1pF	$250um^{2}$
$L_g$	55nH	$1,100,000um^2$
$L_s$	10pH	$200um^{2}$
$L_d$	16nH	$320,000um^2$
$C_0$	200fF	$50um^2$

Table 1 – Component Sizes

## **Simulation Results**




Figure 4 -  $S_{11}$ ,  $S_{12}$ ,  $S_{22}$ ,  $S_{21}$ , and NF.




Figure 5 - IIP<sub>3</sub>

#### I - Transistor Properties and Performance Summary

All three transistors have the same dimensions. This was done because it was less likely to introduce design challenges, and the total dissipated power was low enough that the dimension of the current mirror did not need to be scaled down.

	NMOS1	NMOS2	NMOS3	
W	125 <i>um</i>	125um	125um	
L	45 <i>nm</i>	45nm	45nm	
$I_{DS}$	400 <i>uA</i>	400uA	400 <i>uA</i>	
$V_{TH}$	591 <i>mV</i>	591 <i>mV</i>	591 <i>mV</i>	
$V_{GS}$	453mV	453mV	453mV	
$V_{DS}$	453mV	453mV	453mV	
$g_m$	6.8 <i>mA/V</i>	6.8mA/V	6.8 <i>mA/V</i>	

Table 2 – Transistor Properties

	2.4GHz LNA Parameter Performance Summary
$S_{21}$	26.4dB
S <sub>11</sub>	-23.8dB
S <sub>12</sub>	-24.3dB
S <sub>22</sub>	2.2dB
NF	2.7dB
IIP <sub>3</sub>	4.5dBm
P <sub>Tot</sub>	1.9mW
V	1V DC
I <sub>Tot</sub>	1.9mA

Table 3 – Performance Summary

## **Conclusion**

Some of the greatest difficulties of this project were learning how to use the Cadence software package and where to begin deriving values for components. I ended up using equations presented in the class lectures but still had to tweak the values by a fair amount before achieving reasonable results. In the future, I would like to investigate other design methodologies to see how well they work compared to this process because much of it felt like a brute force approach.

One of the most surprising aspects of this project was operating the transistors in the subthreshold region. I learned that this mode of operation is a common tactic in low power RF amplifier design and that MOS transistors start to behave like bipolar devices where their transconductance equation looks like the transconductance equation that governs BJTs. Another point of interest was seeing how much the physical dimensions of the transistors affected things like noise, gain, and power dissipation. *W/L* always cropped up in equations, but this was the first time I got to see how crucial that term was in the design process.

Overall, this project was a good learning experience, although frustrating because despite having an intuitive knowledge of what was going on, it felt like much of the work comprised "hacking and slashing" at component values to get them to work. I also regret not getting the amplifier to function with 45nm non-ideal inductors. If I could do this project again, I would spend a lot more time testing those non-ideal inductors to get a feel for what their parasitics look like.