

## Parcial-19-20.pdf



martineitor



**Estructura de Computadores** 



2º Grado en Ingeniería Informática



Escuela Técnica Superior de Ingeniería Informática Universidad de Málaga



## Consigue Empleo o Prácticas

Matricúlate en IMF y accede sin coste a nuestro servicio de Desarrollo Profesional con más de 7.000 ofertas de empleo y prácticas al mes.





100			
0	11		
1	11	11 1	IN
Sol	M 1	1 ( 0	0 1

	~
- (	/
	·

COMPUTER ORGANIZATION, 3<sup>nd</sup> Partial Exam

Dept. Computer Architecture

Jan. 21, 2020

SURNAME:\_

NAME:

1) (9 points) Consider the next code for a pipelined <u>MIPS</u> processor, where the operating system places the code in the main memory (MM) as follow:

MM Address A2000h addi \$1,\$0,15 lw \$11, C3FC(\$0) (no j, no beq, no bne) B4018h A2014h \$8, \$0,17h B4018h addi \$8, C3FO(\$0) SW \$12,\$29,\$1 \$12,\$3,\$7 slt (no j, no beq, no bne) sub \$14,\$5,\$18 \$1, \$1, -1 addi \$1,C3F4(\$0) SW B4048h bne \$1, \$0, A2004h

In addition, the operating system loads the constant FFFFh from memory position C300h through C3FFh.

Assume a main memory (MM) of 16 MBytes, and two separate caches for instructions (I\$) and data (D\$). The I\$ has 8Kbytes, 2-way set associative, blocks of 8 words. The D\$ has 4Kbytes, direct mapped, writhe-through and write allocate policy for write and with blocks of 4 words.

- A. (4 points) For the I\$, provide:
  - 0,5 1. Format of a physical address (different fields and sizes)
  - 0.5 2. Sequence of addresses generated for fetching instructions (use ranges (...) when needed)
  - 2 3. Write down the evolution of the control and data area of the cache for the full execution of this code (write down only the blocks of the cache that involve this code; assume that all valid bit =0)).
  - 0.5 4. Calculate the number of misses after the first and second iterations and the final miss and hit rate (in %) for the full execution of the code.
  - 6.5 5. How many comparators are needed to check the hit/miss condition? What is the size (in number of bits) of the numbers to be compared?
- B. (255 points) For the D\$, provide:
  - 0.5 1. Format of a physical address (different fields and sizes)
  - 2. Sequence of addresses of the data cache and provide the content of the data cache (control and data area) after the first iteration and after the last iteration (write down only the blocks of the cache that involve this code; assume that the cache is empty before the execution of the code). Calculate the miss rate
  - O.\$3. Draw the connection between different fields of the physical address and the **data cache** and give the values on the buses just during the last execution of the instruction *lw \$11*, *C3FC(\$0)* (fill the gaps in the figure on the back of this sheet).
- C. ( points) Consider that processor works at 0.5 GHz with a miss penalty of 15 cycles for the I\$ and 20 cycles for the D\$.
  Calculate:
  - 0.5 1. Average access time (AMAT in both clock cycles and ns.) obtained for the execution of this code
  - 2. Calculate the speed-up regarding a system with no cache assuming where the memory access time is 30 ns. Consider the approach that for the non- cache system each instruction takes 30 ns. for execution except the lw/sw instructions that take 60 ns. (due to two memory accesses). The CPI<sub>base</sub>=1.3 (CPI with a perfect cache).
- D. (0.5 point) We incorporate a Virtual Memory to our system. What is the number of bits of the page offset field of the virtual address if we want that the search in the TLB and the in the cache be carried out in parallel?

2) (1 point) Consider a two-level cache system L1, L2. The miss rate for L1 is 4 % and for L2 is 6 %. Calculate: a )Global miss rate of the memory system. b) If the total number of references is 150.000, calculate the number of misses of L1, the number of references of L2 and the number of times that the system accesses the Main Memory





UNIVERSIDAD DE MÁLAGA E.T.S. de Ingeniería Informática

	Soluti
CIONATUDA.	Down!
SIGNATURA:	

FECHA: \_\_\_\_\_ GRUPO: \_\_\_\_\_


APELLIDO 1°:

APELLIDO 2°:

NOMBRE:

index


> block offset



Coche = 4 Kby Per 2-way set assoc.

Echo BirBytes Twood . 169th 1set = 213 = 27 sels

2) AZOOO, AZOO4 AZOO8 -- AZO147, B'10194, ... B4048



4) misses 1st 
$$\Rightarrow$$
 4 Runies (I\$) =  $\frac{4}{1+(5+2+11)\cdot 15} = \frac{4}{271} = 0.0147$   $\Rightarrow$  1.47/0 (98.53%




2 Noches en Hotel de 3 o 4 estrellas

♥ Desayunos y cenas incluidos

Fotos del viaje



## Estructura de Computadores



Banco de apuntes de la



## Comparte estos flyers en tu clase y consigue más dinero y recompensas

- Imprime esta hoja
- 2 Recorta por la mitad
- Coloca en un lugar visible para que tus compis puedan escanar y acceder a apuntes
- 4 Llévate dinero por cada descarga de los documentos descargados a través de tu QR





ASIGNATURA: \_\_\_\_

\_\_\_\_ GRUPO: \_\_\_\_

APELLIDO 1°:

APELLIDO 2°:

NOMBRE:

	en
	ũ
	8
	ě
	☱
	0
	ga
:	Ē
	Ē
	be
	g
	jedi
(	ಶ
	ġ
	0
	Sto
	ě
-	ŏ
,	0
٠	aci
	Ë,
	$\overline{a}$
	SI
	an:
٠	₽
	<u></u>
	Ξ
	8
	Ē
•	onor
	ŏ
	Ψ
	0
	tacio
	o
	ğ
	e
-	40
:	IITe
	Ē
	De
	ě
	0
2	Ž
	os.
	ĕ
	ĕ
	de
	ŝ
-	0
	os
	Ö
	S
	ö
	ă
	e S
	eser

su totalidad.

Carries 4KBylos - June 1660k = 20 28 blocks

2) (3FCh, (3FO, C3F4 0.5


Ruiss (DF) = 1 = 15 = 0.027 -7 (2.2%)

3) see next page 0.5



¿Le odias tanto que no quieres volver a verle en tu vida? Le damos cita con San Pedro por 1€. (A tu ex no, al vídeo). Hazte Turbo.





Aprovecha las ventajas del plan turbo y su rapidez, no esperes más, además te llevas 10 coins para descargas premium mensuales.



WUOLAH

WUOLAH



ASIGNATURA:	
FECHA:	GRUPO:
APELLIDO 1°:	
APELLIDO 2°:	

(1.5) 1) AMAT = Thit + Rinise (14) Purise (14) Purise (15) + 18 10/st. Ruis (D\$) Purise (D\$) =

( ) ( O.S GHZ ( ?us=cc) Puigs (I\$)=15cc Puiss (DF)=20

0.5 = 1cc+ 0.014.15+ 3.15.0.027.20 = 1.29 cc

NOMBRE:

Speedup= 9486 = 10.97