

Parcial-19-20.pdf



martineitor



Estructura de Computadores



2º Grado en Ingeniería Informática



**Escuela Técnica Superior de Ingeniería Informática
Universidad de Málaga**

Máster

Online en Ciberseguridad

Nº1 en España según El Mundo



**Hasta el 46%
de beca**



Mejor Máster
según el
Ranking de
ELMUNDO

Para ser el mejor hay que aprender
de los mejores.

IMEF

Smart Education

Deloitte.

Infórmate

Consigue Empleo o Prácticas

Matrícúlate en IMF y accede sin coste a nuestro servicio de Desarrollo Profesional con más de 7.000 ofertas de empleo y prácticas al mes.



IMF
Smart Education

¿Quieres conocer todos los servicios?



Solution

0

COMPUTER ORGANIZATION, 3rd Partial Exam

Dept. Computer Architecture

Jan. 21, 2020

SURNAME: _____ NAME: _____

1) (9 points) Consider the next code for a pipelined MIPS processor, where the operating system places the code in the main memory (MM) as follow:

MM Address		
A2000h	addi	\$1, \$0, 15
	lw	\$11, C3FC(\$0)

	----	(no j, no beq, no bne)

A2014h	j	B4018h

B4018h	addi	\$8, \$0, 17h
	sw	\$8, C3F0(\$0)
	or	\$12, \$29, \$1
	slt	\$12, \$3, \$7

	----	(no j, no beq, no bne)

	sub	\$14, \$5, \$18
	addi	\$1, \$1, -1
	sw	\$1, C3F4(\$0)
B4048h	bne	\$1, \$0, A2004h

In addition, the operating system loads the constant FFFFh from memory position C300h through C3FFh.

Assume a main memory (MM) of 16 MBytes, and two separate caches for instructions (I\$) and data (D\$). The I\$ has 8Kbytes, 2-way set associative, blocks of 8 words. The D\$ has 4Kbytes, direct mapped, write-through and write allocate policy for write and with blocks of 4 words.

- A. (4 points) For the I\$, provide:
- 0.5 1. Format of a physical address (different fields and sizes)
 - 0.5 2. Sequence of addresses generated for fetching instructions (use ranges (...) when needed)
 - 2 3. Write down the evolution of the **control and data area** of the cache for the full execution of this code (write down only the blocks of the cache that involve this code; assume that all **valid bit = 0**).
 - 0.5 4. Calculate the number of misses after the first and second iterations and the final miss and hit rate (in %) for the full execution of the code.
 - 0.5 5. How many comparators are needed to check the hit/miss condition? What is the size (in number of bits) of the numbers to be compared?
- 3
- B. (2 points) For the D\$, provide:
- 0.5 1. Format of a physical address (different fields and sizes)
 - 2 2. Sequence of addresses of the data cache and provide the content of the data cache (**control and data area**) after the first iteration and after the last iteration (write down only the blocks of the cache that involve this code; assume that the cache is empty before the execution of the code). Calculate the miss rate
 - 0.5 3. Draw the connection between different fields of the physical address and the **data cache** and give the values on the buses just during the last execution of the instruction **lw \$11, C3FC(\$0)** (fill the gaps in the figure on the back of this sheet).
- 1.5
- C. (0 points) Consider that processor works at 0.5 GHz with a miss penalty of 15 cycles for the I\$ and 20 cycles for the D\$. Calculate:
- 0.5 1. Average access time (AMAT in both clock cycles and ns.) obtained for the execution of this code
 - 1 2. Calculate the speed-up regarding a system with no cache assuming where the memory access time is 30 ns. Consider the approach that for the non-cache system each instruction takes 30 ns. for execution except the lw/sw instructions that take 60 ns. (due to two memory accesses). The $CPI_{base} = 1.3$ (CPI with a perfect cache).
- D. (0.5 point) We incorporate a Virtual Memory to our system. What is the number of bits of the page offset field of the virtual address if we want that the search in the TLB and the in the cache be carried out in parallel?

2) (1 point) Consider a two-level cache system L1, L2. The miss rate for L1 is 4 % and for L2 is 6 %. Calculate: a) Global miss rate of the memory system. b) If the total number of references is 150.000, calculate the number of misses of L1, the number of references of L2 and the number of times that the system accesses the Main Memory

WUOLAH



UNIVERSIDAD DE MÁLAGA
E.T.S. de Ingeniería Informática

ASIGNATURA: _____

FECHA: _____

GRUPO: _____

APELLIDO 1º: _____

APELLIDO 2º: _____

NOMBRE: _____

Solution

1

1) A. 1) 4 points


16MB = 2^{24} B (24 bits address of MM)

1 Block = 8 words

Cache = 4Kbytes

2-way set assoc.

$$\text{Cache 8KBytes} \frac{1 \text{ word}}{4 \text{ bytes}} \cdot \frac{1 \text{ byte}}{8 \text{ words}} \cdot \frac{1 \text{ set}}{2 \text{ bytes}} = \frac{2^{13}}{2^6} = 2^7 \text{ sets}$$



2) A2000, A2004, A2008, ..., A2014, B4012, ..., B4048

14 times

3)

2

	index	set	TAG	1st	2nd	V	TAG	IC	7	6	5	4	3	2	1	0
A2000	A2 0000 000	0 0000	0	A2	X	0	A2	-	-	-	-	-	-	-	-	lw addi
A2004	" " " "	0 100	0	A2	✓	0	B4	SW addi	-	-	-	-	-	-	-	-
A2008	" " " "	0 1000	0	A2	✓	1	B4	SW addi	-	-	-	-	-	-	-	slt or
A200C	" " " "	0 1100	0	A2	✓	1	B4	SW addi	-	-	-	-	-	-	-	-
A2010	" " " "	1 0000	0	A2	✓	2	B4	SW addi	-	-	-	-	-	-	-	-
A2014	A2 " " " "	1 0100	0	A2	✓	2	B4	SW addi	-	-	-	-	-	-	-	-
B4018	B4 0000 000	1 1000	0	B4	X											
B401C	" " " "	1 1100	0	B4	✓											
B4020	B4 0000 001	0 0000	1	B4	X											
B4024	" " " "	0 0100	1	B4	✓											
B403C	B4 0000 001	1 1111	1		✓											
B4040	B4 0000 0100	0000	2	B4	X											
B4044		100			✓											
B4048		1000			✓											

4)

misses 1st $\rightarrow 4$
2nd $\rightarrow 0$

$$R_{\text{miss}}(\text{IF}) = \frac{4}{1 + (5 + 2 + 1) \cdot 15} = \frac{4}{271} = 0.0147 \rightarrow 1.47\% \quad (98.53\%)$$

5) 2 comparators (2-way setassoc), 12 bit numbers

0.5

**BEST
LIFE**
EXPERIENCE

Viajar nunca fue tan

Barato



Marruecos

en 3 días




- ♥ Transporte privado en autobús
- ♥ Pasajes de Barco ida y vuelta
- ♥ Visitas a Chefchaouen, Assilah, Tánger y Tetuán
- ♥ Guías nativos profesionales durante todo el viaje
- ♥ Pequeño paseo en camello
- ♥ 2 Noches en Hotel de 3 o 4 estrellas
- ♥ Desayunos y cenas incluidos
- ♥ Fotos del viaje





Estructura de Computadores



Banco de apuntes de la

Comparte estos flyers en tu clase y consigue más dinero y recompensas

- 1** Imprime esta hoja
- 2** Recorta por la mitad
- 3** Coloca en un lugar visible para que tus compis puedan escanar y acceder a apuntes
- 4** Llévate dinero por cada descarga de los documentos descargados a través de tu QR



UNIVERSIDAD DE MÁLAGA
E.T.S. de Ingeniería Informática

ASIGNATURA: Solution 2

FECHA: _____ GRUPO: _____

APELLIDO 1º: _____

APELLIDO 2º: _____


NOMBRE: _____

B) D\$ → 4KB, direct mapped, write-through, 1 block = 4 words

3

1)

0.5



$$\text{Cache} \rightarrow 4\text{KB} \times \frac{1\text{ word}}{4\text{ bytes}} \cdot \frac{1\text{ block}}{4\text{ words}} = \frac{2^{10}}{2^2} = 2^8 \text{ blocks}$$

2) C3FC h, C3F0, C3F4 0.5

15 times

		index	block	TAG	miss	1st	2nd
C3FC →	1100	0011 1111	11 {00	3F C	✓	✓	✓
C3F0 →	"	"	00 00	3F C	✓	✓	✓
C3F4 →	"	"	00 00	3F C	✓	✓	✓

1st →

3F	1	C h	FFFFh	FFFFh	14 (Eh)	17h
----	---	-----	-------	-------	---------	-----

 1.5

last →


14	TAG	3	2	1	0
3F	1	C h	FFFFh	FFFFh	0

$$R_{\text{miss}}(\text{DA}) = \frac{1}{3 \cdot 15} = \frac{1}{45} = 0.022 \rightarrow (2.2\%)$$

3) see next page 0.5

¿Le odias tanto que no quieres volver a verle en tu vida? Le damos cita con San Pedro por 1€. (A tu ex no, al vídeo). Hazte Turbo.

PLAN TURBO
Descarga rápido, descarga Turbo



Aprovecha las ventajas del plan turbo y su rapidez, no esperes más, además te llevas 10 coins para descargas premium mensuales.



WUOLAH



UNIVERSIDAD DE MÁLAGA
E.T.S. de Ingeniería Informática

ASIGNATURA: _____

FECHA: _____ GRUPO: _____

APELLIDO 1º: _____

APELLIDO 2º: _____

NOMBRE: _____

C) ~~0.5~~ 0.5 GHz (2ns=cc) $P_{miss}(IF) = 15cc$ $P_{miss}(DF) = 20$

1.5

$$1) AMAT = T_{hit} + R_{miss}(IF) P_{miss}(IF) + \%10/st. R_{miss}(DF) \cdot P_{miss}(DF) =$$

$$0.5 = 1cc + 0.0147 \cdot 15 + \frac{3.15}{271} \cdot 0.022 \cdot 20 = 1.29cc$$

$$= 2.58ns$$


$$2) T_{no_cache} = 271 \cdot 30ns + 3.15 \cdot 30ns = 9480ns$$

$$1) CPI_{effect} = CPI_{base} + R_{miss}(IF) P_{miss}(IF) + \%10sw. R_{miss} P_{miss} =$$


$$= 1.3 + 0.0147 \cdot 15 + \frac{3.15}{271} \cdot 0.022 \cdot 20 = 1.593cc$$

$$T_{cpu} = IC \cdot CPI \cdot CC = 271 \cdot 1.593 \cdot 2ns = 863.4$$

$$Speedup = \frac{9480}{863.4} = 10.97$$

D)  → 12 bits

0.5



$$2) R_{missL1} = 4\% \quad R_{missL2} = 6\%$$

$$1) a) R_{miss\ global} = R_{missL1} \cdot R_{missL2} = 0.04 \cdot 0.06 = 0.0024$$

$$b) NR = 150000$$

$$0.75 \cdot R_{missL1} = \frac{N_{missL1}}{NR}$$

$$N_{missL1} = R_{missL1} \cdot NR =$$

$$= 0.04 \cdot 150.000 =$$

$$= 6000$$

$$\cdot NR_{L2} = N_{missL1} =$$

$$= 6000$$

$$\cdot N_{access\ MM} = N_{missL2} =$$

$$= R_{missL2} \cdot NR_{L2} =$$

$$= 0.06 \cdot 6000 = 360$$