© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

This paper has been accepted for publication by

IEEE Journal of Emerging and Selected Topics in Power Electronics.

DOI

10.1109/JESTPE.2019.2935732

Citation

L. Gu, K. Surakitbovorn, G. Zulauf, S. Chakraborty, and J. Rivas-Davila, "High-Frequency Bidirectional Resonant Converter for High Conversion Ratio and Variable Load Operation," *IEEE J. Emerging and Selected Topics in Power Electronics*, in press.

IEEE Xplore URL

https://ieeexplore.ieee.org/document/8804166

More papers from Juan Rivas's group at Stanford University can be found here:

http://superlab.stanford.edu/publications.html

High-Frequency Bidirectional Resonant Converter for High Conversion Ratio and Variable Load Operation

Lei Gu, Student Member, IEEE, Kawin Surakitbovorn, Student Member, IEEE, Grayson Zulauf, Student Member, IEEE, Sombuddha Chakraborty, Member, IEEE, and Juan Rivas-Davila, Senior Member, IEEE

Abstract—Applying RF circuit design techniques to dc-dc resonant converters has enabled switching frequencies well beyond 10 MHz, leading to higher power densities and faster transient response. Synchronous rectification is advantageous for lowvoltage high-power applications but is challenging to implement in a high-frequency dc-dc converter. This paper proposes an HF/VHF resonant converter structure in which the rectifier and the inverter switches can be driven with the same gate signal. The presented structure enables efficient bidirectional power delivery in the HF/VHF range for applications that require a large voltage conversion ratio. A 64 MHz, 12 W, 36 V-to-12 V prototype converter verifies the operation of the structure. This paper further explores an interleaved architecture of the same circuit to improve efficiency and transient performance. Lastly, a 13.56 MHz 210 V-to-30 V prototype converter with 90 %peak efficiency at 200 W demonstrates the advantages of the interleaved architecture.

I. Introduction

A means of improving power density, transient response, and realizing a higher level of integration of state-of-art power converters is to increase the switching frequency [1]. Resonant power converters can reduce switching losses and absorb and utilize some of the component parasitics. Fig. 1 shows a basic structure of a resonant dc-dc converter, which consists of an inverter, a transformation stage, and a rectifier. For a converter operating in the High Frequency (HF) / Very High Frequency (VHF) range (3~300 MHz), RF power amplifiers, like the Current-Mode Class D, Class E, F, and EF or EF^{-1} [2]– [9], are preferred. These amplifiers (inverters) can operate with zero-voltage switching (ZVS) or zero-current switching (ZCS) and have a single ground-referenced switch that is simple to drive. Previous work has demonstrated successful dc-dc power conversion at switching frequencies greater than 10 MHz, and even beyond 100 MHz [10]–[15]. These works demonstrated the expected benefits of VHF power conversion, such as drastically reduced passive component size, higher power density, increased loop-gain bandwidth, and improved load transient. Ref. [16] summarizes the component stress factors, control/regulation techniques, and gate driver designs




Fig. 1: Structure of a HF/VHF resonant dc-dc converter

for typical VHF power conversion circuits. Detailed design considerations of HF/VHF dc-dc converters are discussed in [17]. Along this same path, efforts to further improve the performance, such as reducing component counts, transformer synthesis, and integrated transistor optimization have been demonstrated in [18]–[21].

In addition to the work mentioned above, synchronous rectification is also a key topic for the design of radio frequency dc-dc power conversion. In these HF/VHF converters, Schottky diodes are typically used in the rectifier stage. Synchronous rectification can reduce the diode conduction loss under large current conditions [22], [23]. Self-gating-based synchronous rectifiers have been demonstrated in low-power and low-voltage HF/VHF dc-dc power converters in [24], [25]. Another method of introducing a fixed time delay for the rectifier gating signal has also been demonstrated in a higher power and higher voltage bidirectional converter [26].

One feature of this type of HF/VHF converter is that the dc-dc gain varies significantly with load [27]. Mainly, this is because the gain of the transformation stage (i.e. a narrowband matching network) is generally dependent on the load. On the other hand, the design of a conventional Class E or higher order tuned Class E amplifier variations relies on the loading impedance to achieve ZVS [3], [6], [8]. As a result, the ZVS operation cannot be maintained when the load varies more than two times.

In this paper, we focus on the challenge of designing an efficient bidirectional converter operating at 3-300 MHz. We present an HF/VHF resonant topology with synchronous rectification that is capable of maintaining a constant dc-dc gain across a wide load range. The circuit utilizes a symmetric bandpass matching network for voltage conversion, which maintains zero phase shift between the inverter and rectifier. As a result, the rectifier switch can be driven by the same gate signal as the inverter switch across a wide range of operation.

L. Gu, K. Surakitbovorn, G. Zulauf and J. Rivas-Davila are with Stanford University, Stanford, CA, 94305 (e-mail:leigu@stanford.edu).

S. Chakraborty is with Texas Instruments Kilby Labs, Santa Clara, CA 95052 USA

Part of this work has been presented at the 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics in Padova, Italy.

This greatly reduces the difficulty of accurately adjusting the timing of the gating signal for the synchronous switch under different load conditions at high frequencies. Both the inverter and rectifier are designed to maintain ZVS operation across a wide load range. To allow design flexibility, they do not operate with zero dv/dt turn-on as usually demonstrated in a conventional Class E amplifier design. This paper compiles the methods outlined in earlier conference publications [28]–[30] and presents an extended theoretical analysis that includes experimental results.

The rest of this paper is organized as follows. Section II explains the basic operating principles of the proposed HF/VHF converter architecture with a single-phase circuit example. Section III presents the experimental results of a single-phase, 64 MHz, 36 V-to-12 V prototype designed using the principles above. Improving on these results, Section IV shows that interleaving operation and a series-stacked structure can further reduce the component count and allow the use of low-voltage semiconductor devices. With these techniques, we can further improve the transient response, efficiency, and power density performance of HF/VHF converters. A 13.56 MHz, 200 W, 210 V-to-30 V bidirectional push-pull prototype is built to demonstrate the performance improvements using the interleaving technique, with the experimental results in Section V. Section VI concludes the paper.

II. CONVERTER OPERATION

As shown in Fig. 1, a resonant DC-DC converter operating at 3-300 MHz generally consists of three parts: an inverter, an impedance transformation stage, and a rectifier. Soft-switching PWM converters using monolithic modules in a normally-Off GaN process can also achieve very efficient power conversion for envelope tracking applications [31]. In Fig. 1, the inverter generates an RF voltage/current signal at a switching frequency f_s , while the resonant rectifier converts the RF energy back to DC. In resonant converters, most of the power is delivered at the fundamental frequency [32] and the harmonic components deliver a negligible amount of energy to the load. The transformation stage sets the gain, matches the impedance to deliver the desired amount of power, and may adjust the phase between the ac voltage and current to achieve ZVS/ZCS [17]. In a converter operating at frequencies below ~ 1 MHz, a transformer is typically used to provide a large gain [33], [34]. To set the conversion ratio at higher switching frequencies (e.g., above 10 MHz), a narrowband matching network is preferred due to the limited availability of suitable core materials [35], [36].

Fig. 2a shows the structure of the HF/VHF converter family that is the focus of this paper, consisting of a ZVS inverter, a bandpass matching network, and a ZVS rectifier. Fig. 2b shows the example converter schematic. We select a Φ_2 circuit for both the inverter and the rectifier stage because it can generate a high-frequency ac signal with ZVS but has a lower device voltage stress compared to a Class E [7]. The design methodology presented in this paper, however, can be applied




Fig. 2: Proposed converter structure and a single-phase example. (a) HF/VHF resonant converter with bandpass matching network; (b) Single-phase Φ_2^2 converter with bandpass matching network.




Fig. 3: Dual-stage bandpass matching networks, $R_S > R_L$. (a) X is the imaginary impedance of each component; (b)(c) Electrically equivalent circuit representations.

to a Class E, F, or higher-order tuned amplifier if the inverter and the rectifier topologies are the same. The low-Q series resonance L_S - C_S in Fig. 2b provides DC blocking without significantly affecting the large-signal transient response.

A bandpass matching network consists of two cascaded L matching stages – one high-pass and one low-pass, as shown in Fig. 3. Depending on the order, we can have two circuit representations, but electrically they perform the same function. The parasitic resistances in the inductors and capacitors will contribute to power losses, and should be minimized. Bandpass matching is selected because a dual-stage matching network provides the best efficiency for the ratios of voltage conversion needed here [37], [38]. Although we used the conventional approach to design the multi-stage matching network, Ref. [39], [40] introduce an optimization algorithm for multi-stage matching networks that can achieve better efficiency, and could be expected to improve performance beyond that achieved here. Many high-frequency applications, including wireless charging [41]-[43], could benefit from optimized multi-stage matching networks designs.

A. Synchronous driving of S_1 and S_2

In the converter of Fig. 2b, the bandpass matching network enables S_1 and S_2 to be driven with the same gate signal. Fig. 4 shows a typical drain-to-source voltage $V_{DS}(t)$ waveform in a Φ_2 inverter circuit [7]. When the Φ_2 circuit operates as a




Fig. 4: Φ_2 inverter and typical waveform. (a) Φ_2 inverter circuit; (b) Typical drain-to-source voltage $V_{DS}(t)$ waveform in a Φ_2 inverter circuit, ZVS is achieved and peak voltage is $2V_{IN}$.

rectifier, the voltage across the rectifier switch will also be a quasi-square wave similar to the one in Fig. 4b [26]. Therefore, $V_{DS1}(t)$ and $V_{DS2}(t)$ will exhibit the same quasi-square wave but with different magnitudes.


Fig. 5 shows the bode plot of the frequency response of a bandpass matching network. Notice that the network maintains a zero phase shift between the input and output ac voltages at the resonant frequency. In the Φ_2^2 converter of Fig. 2b, L_S and C_S are resonant at f_s to maintain the phase of $V_{DS1}(t)$ between the inverter and matching network. Therefore, the bandpass matching network makes the inverter voltage $V_{DS1}(t)$ and rectifier voltage $V_{DS2}(t)$ in phase, as illustrated in Fig. 6. This means that we can drive the two switches S_1 and S_2 with the same gate clock signal, as the zero values of the two voltage waveforms occur during the same time. This greatly simplifies the synchronization of the two gate signals in the HF/VHF range.

B. Load independent operation

1) Bandpass matching network: Using a bandpass matching network can bring convenience to the design and achieve the highest efficiency [37]–[39]. Crucially, the synchronization of S_1 's and S_2 's drain voltages remains under different load conditions, as we show analytically below.

When matching the impedance of two resistive ports $(R_S > R_L)$ for maximum bandwidth design, we typically set R_i to the geometric mean of R_S and R_L [44],

$$R_i = \sqrt{R_S \times R_L}. (1)$$






Fig. 5: Bandpass matching network with variable resistance, k represents the load variation. (a) simplified circuit for ac analysis; (b) voltage gain $\frac{V_{DS2}(j\omega)}{V_{DS1}(j\omega)}$ vs frequency ω , at resonant frequency $\frac{V_{DS2}}{V_{DS1}} = \frac{1}{3}$.




Fig. 6: Bandpass matching maintains zero phase shift between inverter voltage $V_{DS1}(t)$ and rectifier voltage $V_{DS2}(t)$.

 R_i is the impedance looking from the mid-point. The quality factor of each L matching stage Q_i is

$$Q_i = \sqrt{\left(\frac{R_S}{R_L}\right)^{\frac{1}{2}} - 1}. (2)$$

The relationship between the resistances is

$$R_S = (1 + Q_i^2)R_i = (1 + Q_i^2)^2 R_L,$$
 (3)

and the relationship between the reactances is

$$Q_i = \frac{R_S}{|X_{SP}|} = \frac{|X_{SS}|}{R_i} = \frac{R_i}{|X_{LP}|} = \frac{|X_{LS}|}{R_L}.$$
 (4)

For Fig. 3, Ls and Cs can be calculated by

$$C_{SP} = \frac{Q_i}{\omega_s (1 + Q_i^2)^2 R_L}, \quad L_{SS} = \frac{Q_i (1 + Q_i^2) R_L}{\omega_s},$$

$$L_{LP} = \frac{(1 + Q_i^2) R_L}{\omega_s Q_i}, \quad C_{LS} = \frac{1}{\omega_s Q_i R_L},$$
(5)

$$L_{SP} = \frac{(1 + Q_i^2)^2 R_L}{\omega_s Q_i}, \quad C_{SS} = \frac{1}{\omega_s Q_i (1 + Q_i^2) R_L},$$

$$C_{LP} = \frac{Q_i}{\omega_s (1 + Q_i^2) R_L}, \quad L_{LS} = \frac{Q_i R_L}{\omega_s}.$$
(6)

The frequency response of the bandpass matching network in Fig. 5a can be expressed as

$$\frac{V_{DS2}(j\omega)}{V_{DS1}(j\omega)} = \frac{1}{1 + Q_i^2} \cdot \frac{1}{1 + j\frac{Q_i}{k} \left(\frac{\omega}{\omega_s} - \frac{\omega_s}{\omega}\right)}.$$
 (7)

At the resonant frequency $\omega = \omega_s$, the voltage gain is constant

$$\frac{V_{DS2}(j\omega_s)}{V_{DS1}(j\omega_s)} = \frac{1}{1 + Q_i^2},$$
 (8)

which is independent of the load variation coefficient k. Therefore, independent of R_L (the rectifier's input impedance), the bandpass matching maintains a constant gain and zero phase shift between the inverter and rectifier voltages. Fig. 5b shows this, with the zero crossing fixed at $\omega=\omega_s$ as the rectifier impedance is varied from 1 to 5 times.

2) Φ_2 inverter/rectifier: Similarly, we select the Φ_2 inverter because it maintains ZVS operation when the loading resistance changes. In a DC/RF power amplifier with a single ground-referenced switching device, the total impedance across the semiconductor determines the time-domain waveform. For example, Fig. 7 shows the general structure of an RF power amplifier using a single MOSFET. As the MOSFET is being switched on and off periodically at f_s , the impedance Z_{DS} across the drain and source at the fundamental frequency and its harmonic components determines the time-domain waveform [6].

Fig. 8 shows an example of a 50 MHz Φ_2 inverter and its ability to main ZVS independent of the output power. The general rules of designing a Φ_2 inverter that operates with ZVS across a wide resistive load range are (modified from the design guidelines outlined in [45], [46]):

1) The Φ_2 inverter can be conceptually separated into two parts, the multi-resonant network Z_{MR} and the loading network Z_L . The loading network Z_L is designed to be resistive at f_s .




Fig. 7: Power amplifier with single ground-referenced MOSFET.

- 2) L_S and C_S resonate at f_s . The nominal value of R_L is determined by the maximum output power. The quality factor of this series resonance (Q_s) determines the THD of the output current.
- 3) The impedance magnitude of Z_L is set to be larger than the multi-resonant ZVS network's impedance Z_{MR} at f_s and its harmonic components under different load conditions.
- 4) The impedance of Z_{MR} is inductive in phase at the fundamental frequency (f_s) and capacitive at the third harmonic $(3f_s)$. L_{MR} and C_{MR} resonate at $2f_s$ to create a short in Z_{MR} .

Fig. 8a shows the transient simulation of the example converter, with ZVS operation maintained across a ten times variation in the output power.

With the considerations listed above, we can design a Φ_2 circuit that can produce a constant ac voltage independent of the amplitude of the load current. The voltage and current are always in phase and ZVS operation can be maintained on the switch. When the Φ_2 circuit is operating as a synchronous rectifier, it can also maintain an ac impedance that is mostly resistive at the input, i.e., the fundamental components of the voltage $V_{DS2}(t)$ and the current $I_2(t)$ are in phase. When the output power changes, the effective input resistance changes inversely in proportion to the rectifier power.

III. SINGLE-PHASE 64 MHZ CONVERTER

This section shows the experimental results of a 64 MHz 36 V-to-12 V dc-dc prototype converter that corresponds to the circuit in Fig 2b. We first design the inverter and rectifier separately and verify their operation. We then put the inverter and rectifier together on a single PCB with the bandpass matching network. Table I lists the bill-of-materials (BOM) of the prototype converter. Fig. 9 shows the photograph of the prototype.

Fig. 10 shows the simulated drain waveform. We can see that S_1 and S_2 can both maintain ZVS even when the output power changes from 3 W to 15 W. Fig. 11 shows the measured drain waveform. This experimentally verifies that S_1 and S_2 can maintain ZVS and be driven by the same clock across a wide load range. Fig. 12 shows that the 64 MHz prototype converter reaches steady-state in 60 ns. Fig. 13a shows the output voltage versus power. The measured V_{out} varies from




Fig. 8: A 50 MHz Φ_2 inverter designed for variable resistive load. $L_F=80$ nH, $L_{MR}=169$ nH, $C_{MR}=15$ pF, $C_P=73$ pF. (a) $V_{DS1}(t)$ waveform, ZVS is achieved when R_L is changed from nominal load to 10 times value; (b) Impedance bode plots Z_{MR} and Z_L (left), Z_{DS} (right).

11.8 V to 10.3 V when P_{out} is changed from 1 W to 11 W. In simulation, V_{out} changes from 12.2 V to 11.8 V as I_{out} varies from 0.1 A to 1.1 A. The effective output resistance of the converter is 0.4 Ω . Fig. 13b shows the measured efficiency of the prototype. The C_{OSS} losses can be one of the reasons that cause the difference between the simulated and measured output resistances, as [47], [48] reported that existing GaN devices could have significant losses in the C_{OSS} under high dV/dt soft-switching conditions. Comparison of the C_{OSS} loss in different types of power devices with similar voltage ratings, including GaN FETs, SiC MOSFETs, Si Trench MOSFET, and

TABLE I: BILL-OF-MATERIALS (BOM) OF THE 64 MHZ PROTOTYPE.

Device	Component Description
Gate driver	SN74LVC2G34, 2-bit non-inverting buffer
S_1	EPC8010, 100 V, 2.7 A GaN FET
S_2	EPC8009, 65 V, 2.7 A GaN FET
L_F	56 nH, Coilcraft 1812SMS-56N
$L_{MR1,2}$	155 nH, Coilcraft 1812SMS-R15
L_S	47 nH, Coilcraft 1812SMS-47N
L_{SP}	114 nH, Coilcraft 1812SMS-R12
L_{LS}	28.6 nH, Coilcraft 1812SMS-27N
L_{F2}	22 nH, Coilcraft 1812SMS-22N
$C_{MR1,2}$	10 pF, 50V C0G 0603
C_{P1}	39 pF, 250V C0G 0603
C_{P2}	150 pF, 100V C0G 0603
C_S	130 pF, 100V C0G 0603
C_{SS}	82 pF, 100V C0G 0603
C_{LP}	159 pF, 100V C0G 0603




Fig. 9: 64 MHz single-phase Φ_2^2 dc-dc prototype converter

Si Super-junction MOSFETs, is presented in [49].

IV. CONVERTER INTERLEAVING

One disadvantage of the single-phase configuration of Fig. 2b is that the input and output currents can have much larger high-frequency ripples than the average values. As a result, a large filter capacitance is necessary at both ports, which slows down the load transient. A method of overcoming this issue is to use interleaving, where two identical converters are paralleled and operated with a 180° phase shift. Fig. 14b shows a specific example.

The subscript label in each component indicates the corresponding phase. The two switches in the same phase are still driven by the same clock signal, but phase a and b are running with a phase difference of 180° .





Fig. 10: Simulation drain voltage waveforms, $V_{in} = 36 \text{ V}$.

Interleaving creates a differential ground, which means that some components can be combined [50] to simplify the circuit and improve efficiency. In Fig. 14a, the current of C_{SPa} and C_{SPb} have the same amplitude but opposite phase. This implies that we can combine C_{SPa} and C_{SPb} into a single capacitor C_{SP} that has half of the value, i.e., $C_{SP} = 0.5C_{SPa}$, as shown in Fig. 14b. Similarly, we can use one inductor L_{LP} to replace two separate ones, L_{LPa} and L_{LPb} . The relationship between the inductance is $L_{LP} = 2L_{LPa}$. Moreover, the low-Q series resonant circuit L_{S} - C_{S} in Fig. 14a can be eliminated, as it only provided DC-blocking in the single-phase converter and is not necessary in the modified converter of Fig. 14b. In the end, this push-pull configuration can improve the efficiency, transient response, and power density of the single-phase Φ_2^2 converter.

Fig. 15 shows the key simulation waveforms. We can see that the ripple of the input and output currents $i_{in}(t)$ and $i_{out}(t)$ are greatly reduced compared with the ripple in a single-phase converter. This greatly reduces the required filtering capacitance and improves the transient response of the converter.

Notice that the bandpass matching network of the push-pull converter of Fig. 14b is from Fig. 3b, while the single-phase converter of Fig. 2b uses the alternate bandpass matching in Fig. 3c. Electrically, these two circuits have the same functionality. By putting the inductors adjacent in Fig. 14b, we can replace the 3-inductor structure L_{SSa} - L_{LP} - L_{SSb} with a coupled transformer, as shown in Fig. 16. With this, we not only include galvanic isolation but also improve the power density by sharing a magnetic structure [51].

A further improvement uses a series-stacked architecture or multi-level structure, similar to what is widely used in switched-capacitor and hybrid resonant converters to allow the utilization of lower-voltage semiconductor switches [52]–[57]. This can substantially improve the efficiency of these converters based on half-bridge switch pairs. Similarly, we






Fig. 11: Measured drain voltage, V_{in} =36 V, CH1 $V_{GS1}(t)$, CH2 $V_{DS1}(t)$, and CH3 $V_{DS2}(t)$. (a) V_{out} =10.7 V, R_{out} =12.5 Ω , P_{out} =9.2 W; (b) V_{out} =11.7 V, R_{out} =50 Ω , P_{out} =2.8 W.

can apply the same structure to our push-pull Φ_2^2 converter in Fig. 14b, and an example of this input series-stacked pushpull Φ_2^2 converter is shown in Fig. 17. C_{CP1} and C_{CP2} are ac coupling capacitors. Their impedance at the switching frequency are negligible compared to other resonant passive components. The dc voltages on the input buffer capacitors C_{in1} and C_{in2} are self-balanced. As long as the values of C_{in1} and C_{in2} are large enough, the dc voltages across C_{in1} and C_{in2} are stable around 0.5 V_{in} . This series-stacked structure enable the use of lower voltage semiconductor switches for S_{1a} and S_{1b}. The built-in step-down function also reduces the conversion stress on the matching network and improves its efficiency [58]. Another practical benefit, if existing GaN FETs are selected, is the soft-switching losses discovered in C_{OSS} are proportional to the dV/dt [48]. Therefore, by reducing the voltage swing on the GaN FET using the series-stacked structure, we can further improve the experimental efficiency.




Fig. 12: 64 MHz prototype $V_{out}(t)$ turn-on transient, V_{in} =36 V, V_{out} =10.6 V, R_{out} =12.5 Ω .




Fig. 13: 64 MHz prototype measured performance vs output power, $V_{in}=36$ V. (a) V_{out} vs output power. (b) Efficiency vs output power.

V. A 13.56 MHz Push-Pull Φ_2^2 Prototype

To experimentally demonstrate the operation principles of the push-pull Φ_2^2 converter in Fig. 14b, a 13.56 MHz, 200 W, 200 V-to-30 V prototype is designed and built. Table II lists the key components used in the prototype. Fig. 18 shows the




Fig. 14: Converter interleaving. (a) Two-phase interleaved Φ_2^2 converters connected in parallel, the components labeled in light color can be eliminated. (b) The equivalent circuit with unnecessary components combined and eliminated.

TABLE II: BOM OF THE 13.56 MHZ PUSH-PULL PROTOTYPE.

Device	Component Description
Gate drive	UCC27516
$S_{1a,b}$	GS66502B, 650V
$S_{2a,b}$	GS61004B, 100V
$L_{Fa,b}$	660 nH, Q=260@13.56MHz, 10 turns of AWG16
$L_{MR1a,b}$	500 nH, Q=80@13.56MHz, Coilcraft 2929SQ-501
$C_{MR1a,b}$	69 pF, C0G Ceramic 1.5kV
$C_{P1a,b}$	56 pF, C0G Ceramic 1kV
C_{SP}	78 pF, C0G Ceramic 1kV
$L_{SSa,b}$	1550 nH, Q=220@13.56MHz, 10 turns of AWG16
L_{LP}	476 nH, Q=200@13.56MHz, 12 turns of AWG16
$C_{LSa,b}$	680 pF, C0G Ceramic 100V
$L_{MR2a,b}$	123 nH, Q=100@13.56MHz, Coilcraft 2014VS-111
$C_{MR2a,b}$	280 pF, C0G Ceramic 300V
$C_{P2a,b}$	940 pF, C0G Ceramic 200V
$L_{Ra,b}$	50 nH, Q=110@13.56MHz, Coilcraft 1212VS-42N

constructed converter. All of the passive components and the gate-drive circuits are placed on one side of the PCB, while the GaN FETs are placed on the other side to improve heat extraction.

When the converter is delivering power from the high-voltage to the low-voltage side, the measured drain-to-source




Fig. 15: Key waveform in LTSPICE of a push-pull Φ_2^2 converter, V_{in} =270 V, V_{out} =28 V, P_{out} =200 W, f_s =13.56 MHz.




Fig. 16: Two-phase interleaved Φ_2^2 converter with transformer.

voltage waveforms $V_{DS}(t)$ of all the switches are shown in Fig 19. We can see that for the two switches in Phase a, $V_{DS,S1a}(t)$ is in phase with $V_{DS,S2a}(t)$, shown on the top of Fig. 19. The same in-phase property is found in the Phase $b\ V_{DS}(t)$ waveform, shown on the bottom of Fig. 19. Phase a and b are operating 180° out of phase. This phase relation between the $V_{DS}(t)$ of all the switches holds true under




Fig. 17: Series-stacked two-phase interleaved Φ_2^2 converter.


different output power conditions.

Fig. 20 shows the the drain-to-source voltage $V_{DS}(t)$ and gate-to-source voltage $V_{GS}(t)$ of the inverter switches S_{1a} and S_{1b} for forward direction power delivery. We can see that both switches achieve ZVS operations, which is also maintained over a wide load range.

When the converter is delivering power in reverse from the low-voltage to the high-voltage side, the measured waveforms are shown in Fig. 21 and Fig. 22. The same in-phase relation and ZVS operation are demonstrated and hold for different load conditions. Fig. 23 shows the measured efficiency of the push-pull converter prototype, with a maximum of 90% at 200 W.

VI. CONCLUSION

Synchronous rectification can improve the efficiency but is challenging to implement in a high-frequency dc-dc converter. By selecting a proper matching stage, this paper demonstrates that multiple challenges can be addressed simultaneously. This paper proposes a structure for an HF/VHF resonant converter that uses a bandpass matching network for the ac conversion stage. The bandpass matching network maintains a close-to-zero phase shift between the inverter and rectifier voltage, enabling the synchronous switch to be driven by the same clock signal as the inverter switch. This simplifies the synchronization of multiple gate signals in the HF/VHF range (3-300 MHz). The structure can also maintain a constant dc-dc conversion ratio at different loads. A 64 MHz singlephase prototype converter demonstrates the effectiveness of the presented method for synchronous rectification. This paper further presents interleaved and series-stacked architectures that can improve the transient performance, efficiency, and power density performance relative to a single-phase implementation. A 13.56 MHz 210 V-to-30 V prototype converter with 90 \% peak efficiency at 200 W demonstrates the advantages of the interleaved architecture.






Fig. 18: Photograph of 13.56 MHz push-pull Φ_2^2 prototype converter. (a) Top of the converter, including all the resonant passives and gate-drive circuits. (b) Bottom of the converter, 4 GaN FETs.




Fig. 19: Forward direction, drain-to-source waveform, $V_{in}=$ 210 V, $V_{out}=$ 30 V, $R_{out}=$ 10 Ω , CH1 $V_{DS,S1a}(t)$, CH2 $V_{DS,S1b}(t)$, CH3 $V_{DS,S2a}(t)$, CH4 $V_{DS,S2b}(t)$.

ACKNOWLEDGMENT

The authors would like to thank Texas Instruments Kilby Labs for their support in this project through the funding provided to the Stanford SystemX Alliance FMA (Faculty, Mentor, Advisor) Research program.

REFERENCES

[1] D. J. Perreault, J. Hu, J. M. Rivas, Y. Han, O. Leitermann, R. C. N. Pilawa-Podgurski, A. Sagneri, and C. R. Sullivan, "Opportunities and




Fig. 20: Forward direction, drain and gate waveform of the high voltage switches, V_{in} = 210 V, V_{out} = 30 V, R_{out} = 10 Ω , CH1 $V_{DS,S1a}(t)$, CH2 $V_{DS,S1b}(t)$, CH3 $V_{GS,S1a}(t)$, CH4 $V_{GS,S1b}(t)$.




Fig. 21: Reverse direction, drain waveform, V_{in} = 30 V, V_{out} = 193 V, R_{out} = 333 Ω , CH1 $V_{DS,S2a}(t)$, CH2 $V_{DS,S2b}(t)$, CH3 $V_{DS,S1a}(t)$, CH4 $V_{DS,S1b}(t)$.

- challenges in very high frequency power conversion," in 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, Feb 2009, pp. 1–14.
- [2] H. Kobayashi, J. M. Hinrichs, and P. M. Asbeck, "Current-mode class-D power amplifiers for high-efficiency RF applications," *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, no. 12, pp. 2480–2485, Dec 2001.
- [3] N. Sokal and A. Sokal, "Class E-a new class of high-efficiency tuned single-ended switching power amplifiers," *IEEE Journal of Solid-State Circuits*, vol. 10, pp. 168–176, 1975.
- [4] F. Raab, "Class-F power amplifiers with maximally flat waveforms," IEEE Transactions on Microwave Theory and Techniques, vol. 45, no. 11, pp. 2007 – 2012, 1997.
- [5] S. D. Kee, "The class E/F family of harmonic-tuned switching power amplifiers," Ph.D. dissertation, California Institute of Technology, 2002.
- [6] S. D. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, "The class-E/F family of ZVS switching amplifiers," *IEEE Transactions on Microwave Theory* and Techniques, vol. 51, no. 6, pp. 1677–1690, June 2003.
- [7] J. Rivas, Y. Han, O. Leitermann, A. Sagneri, and D. Perreault, "A high-frequency resonant inverter topology with low-voltage stress," *Power Electronics, IEEE Transactions on*, vol. 23, no. 4, pp. 1759–1771, July 2008
- [8] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Modeling and Analysis




Fig. 22: Reverse direction, drain and gate waveform of low voltage switches, $V_{in}=30$ V, $V_{out}=193$ V, $R_{out}=333$ Ω , CH1 $V_{DS,S2a}(t)$, CH2 $V_{DS,S2b}(t)$, CH3 $V_{GS,S2a}(t)$, CH4 $V_{GS,S2b}(t)$.





Fig. 23: 13.56 MHz prototype measured efficiency vs output power

- of Class EF and Class E/F Inverters With Series-Tuned Resonant Networks," *IEEE Transactions on Power Electronics*, vol. 31, no. 5, pp. 3415–3430, May 2016.
- [9] X. Zan and A. T. Avestruz, "Wireless power transfer for implantable medical devices using piecewise resonance to achieve high peak-toaverage power ratio," in 2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2017, pp. 1–8.
- [10] R. J. Gutmann, "Application of RF circuit design principles to distributed power converters," *IEEE Transactions on Industrial Electronics and Control Instrumentation*, vol. IECI-27, no. 3, pp. 156–164, 1980.
- [11] R. Redl and N. Sokal, "A 14-MHz 100-Watt Class E resonant converter: Principles, design considerations and measured performance," in 17th Annual IEEE Power Electronics Specialists Conference Proceedings, 1986.
- [12] A. F. Goldberg and J. G. Kassakian, "The application of power MOSFETs at 10 MHz," in 1985 IEEE Power Electronics Specialists Conference, June 1985, pp. 91–100.
- [13] J. Jozwik and M. Kazimierczuk, "Analysis and design of class E² dc/dc converter," *IEEE Transactions on Industrial Electronics*, vol. 37, pp. 173–183, 1990.
- [14] J. M. Rivas, O. Leitermann, Y. Han, and D. J. Perreault, "New architectures for radio-frequency dc/dc power conversion," *IEEE Transactions on Power Electronics*, vol. 21, no. 2, pp. 380 393, 2006.
- [15] R. Pilawa-Podgurski, A. Sagneri, J. Rivas, D. Anderson, and D. Perreault, "Very-High-Frequency Resonant Boost Converters," *Power Electronics, IEEE Transactions on*, vol. 24, no. 6, pp. 1654–1665, June 2009.
- [16] R. Redl, "Fundamental considerations for very high frequency power

- conversion," in Int. Workshop Power Supply on Chip Power Power-SoC'08, Sept 2008.
- [17] J. M. Rivas, "Radio frequency dc-dc power conversion," Ph.D. dissertation, Massachusetts Institute of Technology, 2006.
- [18] Y. Han, O. Leitermann, D. A. Jackson, J. M. Rivas, and D. J. Perreault, "Resistance Compression Networks for Radio-Frequency Power Conversion," *IEEE Transactions on Power Electronics*, vol. 22, no. 1, pp. 41–53, Jan 2007.
- [19] J. M. Burkhart, K. R., and D. J. Perreault, "Design Methodology for a Very High Frequency Resonant Boost Converter," *IEEE Transactions* on *Power Electronics*, vol. 28, no. 4, pp. 1929 – 1937, April 2013.
- [20] A. D. Sagneri, D. I. Anderson, and D. J. Perreault, "Transformer synthesis for VHF converters," in *Power Electronics Conference (IPEC)*, 2010 International, June 2010.
- [21] A. Sagneri, D. Anderson, and D. Perreault, "Optimization of Integrated Transistors for Very High Frequency DCDC Converters," *Power Electronics, IEEE Transactions on*, vol. 28, no. 7, pp. 3614–3626, July 2013.
- [22] M. Jovanovic, M. Zhang, and F. Lee, "Evaluation of synchronous-rectification efficiency improvement limits in forward converters," *Industrial Electronics, IEEE Transactions on*, vol. 42, no. 4, pp. 387–395, Aug 1995.
- [23] R. Blanchard and P. E. Thibodeau, "The design of a high efficiency, low voltage power supply using mosfet synchronous rectification and current mode control," in *Power Electronics Specialists Conference*, 1985 IEEE, June 1985, pp. 355–361.
- [24] J. Pedersen, M. Madsen, A. Knott, and M. Andersen, "Self-oscillating Galvanic Isolated Bidirectional Very High Frequency DC-DC Converter," in *Proc. 30th Annual IEEE Applied Power Electronics Conf.* and Exposition (APEC), 2015, pp. 1974–1978.
- [25] X. Ren, Y. Zhou, D. Wang, X. Zou, and Z. Zhang, "A 10-MHz isolated synchronous class—\$\phi_2\$ resonant converter," *Power Electronics, IEEE Transactions on*, vol. 31, no. 12, pp. 8317–8328, Jan 2016.
- [26] L. Gu, W. Liang, L. C. Raymond, and J. Rivas-Davila, "27.12 MHz GaN bi—directional resonant power converter," in *Control and Modeling* for Power Electronics (COMPEL), 2015 IEEE 16th Workshop on, June 2015.
- [27] J. M. Rivas, D. Jackson, O. Leitermann, A. D. Sagneri, Y. Han, and D. J. Perreault, "Design considerations for very high frequency dc-dc converters," in 2006 37th IEEE Power Electronics Specialists Conference, June 2006, pp. 1–11.
- [28] L. Gu, W. Liang, and J. R. Davila, "Design of very-high-frequency synchronous resonant dc-dc converter for variable load operation," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Oct 2017, pp. 3447–3454.
- [29] L. Gu, K. Surakitbovorn, and J. Rivas-Davila, "High-Frequency Resonant Converter with Synchronous Rectification for High Conversion Ratio and Variable Load Operation," in 2018 International Power Electronics Conference (IPEC-Niigata 2018 ECCE ASIA), 2018.
- [30] L. Gu, K. Surakitbovorn, G. Zulauf, S. Chakraborty, and J. Rivas-Davila, "High-frequency bidirectional resonant converter for high conversion ratio and variable load operation," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), June 2018, pp. 1–8.
- [31] A. Sepahvand, Y. Zhang, and D. Maksimovic, "High efficiency 20-400 MHz PWM converters using air-core inductors and monolithic power stages in a normally-off GaN process," in 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2016, pp. 580–586
- [32] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Springer Science & Business Media, 2007.
- [33] M. N. Kheraluwala, R. W. Gascoigne, D. M. Divan, and E. D. Baumann, "Performance characterization of a high-power dual active bridge de-

- to-dc converter," *IEEE Transactions on Industry Applications*, vol. 28, no. 6, pp. 1294–1301, Nov 1992.
- [34] B. Yang, F. Lee, A. Zhang, and G. Huang, "LLC resonant converter for front end DC/DC conversion," in Applied Power Electronics Conference and Exposition, 2002. APEC 2002. Seventeenth Annual IEEE, March 2002.
- [35] Y. Han, G. Cheung, A. Li, C. R. Sullivan, and D. J. Perreault, "Evaluation of Magnetic Materials for Very High Frequency Power Applications," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 425–435, Jan 2012.
- [36] A. J. Hanson, J. A. Belk, S. Lim, C. R. Sullivan, and D. J. Perreault, "Measurements and Performance Factor Comparisons of Magnetic Materials at High Frequency," *IEEE Transactions on Power Electronics*, vol. 31, no. 11, pp. 7909–7925, Nov 2016.
- [37] Y. Han and D. J. Perreault, "Analysis and Design of High Efficiency Matching Networks," *IEEE Transactions on Power Electronics*, vol. 21, no. 5, pp. 1484–1491, Sept 2006.
- [38] P. A. Kyaw, A. L. F. Stein, and C. R. Sullivan, "Analysis of high efficiency multistage matching networks with volume constraint," in 2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2017, pp. 1–8.
- [39] A. Kumar, S. Sinha, A. Sepahvand, and K. K. Afridi, "Improved design optimization for high-efficiency matching networks," *IEEE Transactions* on *Power Electronics*, vol. 33, no. 1, pp. 37–50, Jan 2018.
- [40] S. Sinha, A. Kumar, S. Pervaiz, B. Regensburger, and K. K. Afridi, "Design of efficient matching networks for capacitive wireless power transfer systems," in 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), June 2016, pp. 1–7.
- [41] F. Lu, H. Zhang, H. Hofmann, and C. Mi, "A double-sidedlel-compensated capacitive power transfer system for electric vehicle charging," *IEEE Transactions on Power Electronics*, vol. 30, no. 11, pp. 6011–6014, Nov 2015.
- [42] B. Regensburger, A. Kumar, S. Sinha, and K. Afridi, "High-performance 13.56-mhz large air-gap capacitive wireless power transfer system for electric vehicle charging," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), June 2018, pp. 1–4.
- [43] J. Choi, D. Tsukiyama, and J. Rivas, "Comparison of SiC and eGaN devices in a 6.78 MHz 2.2 kW resonant inverter for wireless power transfer," in 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Sep. 2016, pp. 1–6.
- [44] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge University Press, 2004.
- [45] J. M. Rivas, O. Leitermann, Y. Han, and D. J. Perreault, "A very high frequency dc–dc converter based on a class Φ₂ resonant inverter," *IEEE Transactions on Power Electronics*, vol. 26, no. 10, pp. 2980–2992, 2011
- [46] L. Roslaniec, A. S. Jurkov, A. A. Bastami, and D. J. Perreault, "Design of Single-Switch Inverters for Variable Resistance/Load Modulation Operation," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 3200–3214, June 2015.
- [47] K. Surakitbovorn and J. R. Davila, "Evaluation of GaN transistor losses at MHz frequencies in soft switching converters," in 2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2017, pp. 1–6.
- [48] G. Zulauf, S. Park, W. Liang, K. Surakitbovorn, and J. M. R. Davila, "C_{OSS} Losses in 600 V GaN Power Semiconductors in Soft-Switched, High- and Very-High-Frequency Power Converters," *IEEE Transactions on Power Electronics*, pp. 1–1, 2018.
- [49] G. Zulauf, Z. Tong, J. D. Plummer, and J. M. Rivas-Davila, "Active power device selection in high- and very-high-frequency power converters," *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. 6818–6833, July 2019.

- [50] J. S. Glaser and J. M. Rivas, "A 500 W push-pull dc-dc power converter with a 30 MHz switching frequency," in *Proc. Twenty-Fifth Annual IEEE Applied Power Electronics Conf. and Exposition (APEC)*, 2010, pp. 654–661.
- [51] C. R. Sullivan, B. A. Reese, A. L. F. Stein, and P. A. Kyaw, "On size and magnetics: Why small efficient power inductors are rare," in 2016 International Symposium on 3D Power Electronics Integration and Manufacturing (3D-PEIM), June 2016, pp. 1–23.
- [52] M. Chen, K. K. Afridi, S. Chakraborty, and D. J. Perreault, "Multi-track Power Conversion Architecture," *IEEE Transactions on Power Electronics*, vol. 32, no. 1, pp. 325–340, Jan 2017.
- [53] Y. Li, J. Chen, M. John, R. Liou, and S. R. Sanders, "Resonant switched capacitor stacked topology enabling high dc-dc voltage conversion ratios and efficient wide range regulation," in 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Sept 2016, pp. 1–7.
- [54] Y. Lei, W. C. Liu, and R. C. N. Pilawa-Podgurski, "An Analytical Method to Evaluate and Design Hybrid Switched-Capacitor and Multilevel Converters," *IEEE Transactions on Power Electronics*, vol. PP, no. 99, pp. 1–1, 2017.
- [55] S. R. Pasternak, M. H. Kiani, J. S. Rentmeister, and J. T. Stauth, "Modeling and performance limits of switched-capacitor dc-dc converters capable of resonant operation with a single inductor," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 4, pp. 1746–1760, Dec 2017.
- [56] L. Gu, W. Liang, M. Praglin, S. Chakraborty, and J. M. R. Davila, "A Wide-Input-Range High-Efficiency Step-down Power Factor Correction Converter Using Variable Frequency Multiplier Technique," *IEEE Transactions on Power Electronics*, pp. 1–1, 2018.
- [57] Y. Li, L. Gu, A. Hariya, Y. Ishizuka, J. Rivas-Davila, and S. Sanders, "A Wide Input Range Isolated Stacked Resonant Switched-Capacitor DC-DC Converter for High Conversion Ratios," in 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), June 2018, pp. 1–7.
- [58] L. Raymond, W. Liang, L. Gu, and J. R. Davila, "13.56 MHz high voltage multi-level resonant DC-DC converter," in 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), July 2015, pp. 1–8.



Lei Gu (S'14) received the B.Eng. degree from Harbin Institute of Technology, Harbin, China, in 2013, and the M.S. degree from Stanford University, Stanford, CA, USA, in 2015. He is currently working towards the Ph.D. degree at the Stanford University Power Electronics Research Laboratory, Stanford University, Stanford, CA, USA. His research interests include high-frequency power electronics and RF power amplifiers.



Kawin North Surakitbovorn (S'15) was born in Bangkok, Thailand. He received the B.S. degree in physics and electrical science and engineering from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2014. He is currently working toward the Ph.D. degree in electrical engineering from the Stanford University Power Electronics Research Laboratory, Stanford University, Stanford, CA, USA. His research interests include developing high efcient power

conversion system for wireless power transfer applications, as well as developing high efficiency RF power amplifiers for plasma generator applications.



Sombuddha Chakraborty (S'02-M'16) received the M.S and Ph.D. degrees in electrical engineering from the University of Minnesota, MN, USA, in 2003 and 2006, respectively.,From 2006 to 2007, he was a Design Engineer with General Electric Lighting Institute, Cleveland, OH, USA. From 2008 to 2013, he was a System Design Engineer and Manager with Volterra Semiconductors, Fremont, CA, USA. Since 2014, he has been with the Power Electronics Research Group, Kilby Labs, Texas

Instruments, Santa Clara, CA. His research interests include design of high density offline and dcdc power management system for computing, automotive, and industrial applications



Grayson Zulauf (S'16) received the B.A. degree in engineering sciences in 2012 and the B.E. degree in electrical engineering with highest honors from the Thayer School of Engineering, Dartmouth College, Hanover, NH, USA, in 2013, and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2018. His undergraduate research focused on reverse-engineering automotive CAN busses and the systemic delivery of magnetic nanoparticles for hyperthermia treatment. From

2013 to 2016, he was an Electrical Engineer and Product Manager at Motiv Power Systems. He is currently working toward the Ph.D. degree in electrical engineering in the Stanford University Power Electronics Research Lab, Stanford University, Stanford, CA, USA with research focused on extending high- and very-high-frequency resonant converters to electrified transportation applications.



Juan Rivas-Davila (S'01-M'06-SM'17) was born in Mexico City, Mexico. He received the B.A.Sc. degree from the Monterrey Institute of Technology, Monterrey, Mexico, in 1998, and the S.M. and Sc.D. degrees from the Laboratory of Electromagnetic and Electronic Systems, Massachusetts Institute of Technology, Cambridge, MA, USA, in 2003 and 2006, respectively.

From 2007 to 2011, he was a Power Electronics Engineer with the High-Frequency Power Electronics

Group at the General Electric Global Research Center, Niskayuna, NY, USA. From 2011 to 2013, he was an Assistant Professor at the University of Michigan, Ann Arbor, MI, USA. In 2014, he joined Stanford University, Stanford, CA, USA, as an Assistant Professor in the Electrical Engineering Department. His research interests include power electronics, RF power amplifiers, resonant converters, soft-switching topologies, and the design of air-core passive components for VHF power conversion.