

A1B CHIPLINK\_0\_B2C\_DATA\_1

A1G CHIPLINK\_0\_B2C\_DATA\_1

CHIPLINK\_0\_B2C\_DATA\_2

A1G CHIPLINK\_0\_B2C\_DATA\_2

A1G CHIPLINK\_0\_B2C\_DATA\_2

A1G CHIPLINK\_0\_B2C\_DATA\_3

A1G CHIPLINK\_0\_B2C\_DATA\_3

A1G CHIPLINK\_0\_B2C\_DATA\_3

A1G CHIPLINK\_0\_B2C\_DATA\_4

A1G CHIPLINK\_0\_B2C\_DATA\_4

A1G CHIPLINK\_0\_B2C\_DATA\_5

A1G CHIPLINK\_0\_B2C\_DATA\_6

A1G CHIPLINK\_0\_B2C\_DATA\_6

A1G CHIPLINK\_0\_B2C\_DATA\_6

A1G CHIPLINK\_0\_B2C\_DATA\_6

A1G CHIPLINK\_0\_B2C\_DATA\_7

A1G CHIPLINK\_0\_B2C\_DATA\_7

A1G CHIPLINK\_0\_B2C\_DATA\_9

Y16 CHIPLINK\_0\_B2C\_DATA\_10

A1G CHIPLINK\_0\_B2C\_DATA\_11

A1G CHIPLINK\_0\_B2C\_DATA\_12

Y15 CHIPLINK\_0\_B2C\_DATA\_12

Y15 CHIPLINK\_0\_B2C\_DATA\_12

CHIPLINK\_0\_C2B\_DATA\_13

A1G CHIPLINK\_0\_B2C\_DATA\_14

A1G CHIPLINK\_0\_B2C\_DATA\_15

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_17

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_17

A1G CHIPLINK\_0\_B2C\_DATA\_16

A1G CHIPLINK\_0\_B2C\_DATA\_17

A1G CHIPLINK\_0\_B2C\_DATA\_17

A1G CHIPLINK\_0\_B2C\_DATA\_19

A1G CHIPLINK\_0\_B2C\_DATA\_20

A1G CHIPLINK\_0\_B2C\_DATA\_21

A1G CHIPLINK\_0\_B2C\_DATA\_21

A1G CHIPLINK\_0\_B2C\_DATA\_21

A1G CHIPLINK\_0\_B2C\_DATA\_21

A1G CHIPLINK\_0\_B2C\_DATA\_22

A1G CHIPLINK\_0\_B2C\_DATA\_22

A1G CHIPLINK\_0\_B2C\_DATA\_23

A1G CHIPLINK\_0\_B2C\_DATA\_23

A1G CHIPLINK\_0\_B2C\_DATA\_24

A1G CHIPLINK\_0\_B2C\_DATA\_25

A1G CHIPLINK\_0\_B2C\_DATA\_26

A1G CHIPLINK\_0\_B2C\_DATA\_27

A1G CHIPLINK\_0\_B2C\_DATA\_29

A1G CHIPLINK\_0\_C2B\_DATA\_29

A1G CHIPLINK\_0\_B2C\_DATA\_29

A1G CHIPLINK\_0\_C2B\_DATA\_29

A1G CHIPLINK\_0\_C2B\_DATA\_29

U1B FU740-C000 DDR\_MEM\_DATA\_0 A3
DDR\_MEM\_DATA\_1 A42
DDR\_MEM\_DATA\_2 A44
DDR\_MEM\_DATA\_3 A81
DDR\_MEM\_DATA\_5 Y1
DDR\_MEM\_DATA\_5 W1
DDR\_MEM\_DATA\_6 W1
DDR\_MEM\_DATA\_7 W3
DDR\_MEM\_DATA\_7 Y3
DDR\_MEM\_DQS\_M\_0 Y2
DDR\_MEM\_DQS\_M\_0 W4 A1 DDR\_VDDQ
AA1 DDR\_VDDQ
AB6 DDR\_VDDQ
AC5 DDR\_VDDQ
AD2 DDR\_VDDQ
DDR\_VDDQ
DDR\_VDDQ
GS DDR\_VDDQ
J7 DDR\_VDDQ
J7 DDR\_VDDQ
L1 DDR\_VDDQ
L1 DDR\_VDDQ
DDR\_VDDQ
L1 DDR\_VDDQ
DDR\_VDDQ
US DDR\_VDDQ
US DDR\_VDDQ
DDR\_VDDQ
DDR\_VDDQ
DDR\_VDDQ
DDR\_VDDQ
US DDR\_VDDQ DDR\_MEM\_DATA\_8 V3
DDR\_MEM\_DATA\_9 V1
DDR\_MEM\_DATA\_10 V2
DDR\_MEM\_DATA\_11 T3
DDR\_MEM\_DATA\_12 R2
DDR\_MEM\_DATA\_13 R3
DDR\_MEM\_DATA\_14 R3
DDR\_MEM\_DATA\_15 R1
DDR\_MEM\_DAS\_P\_1 U2
DDR\_MEM\_DOS\_P\_1 U1 DDR\_MEM\_DQS\_M\_1 T2 N8 DDR\_VDDPLL DDR\_VDDPLL DDR\_MEM\_DM.1 142
DDR\_MEM\_DATA\_17 AB2
DDR\_MEM\_DATA\_17 AB1
DDR\_MEM\_DATA\_18 AC1
DDR\_MEM\_DATA\_21 AC2
DDR\_MEM\_DATA\_21 AC3
DDR\_MEM\_DATA\_21 AD3
DDR\_MEM\_DATA\_22 AE3
DDR\_MEM\_DATA\_22 AE3
DDR\_MEM\_DATA\_23 AE3
DDR\_MEM\_DATA\_22 AE2
DDR\_MEM\_DATA\_23 AE3 J15 DRR\_PLL\_AVDD H15 DRR\_PLL\_AVSS N2
N1
DDR\_MEM\_ADDRESS\_0
N1
DDR\_MEM\_ADDRESS\_1
N7
DDR\_MEM\_ADDRESS\_2
M1
DDR\_MEM\_ADDRESS\_3
M2
DDR\_MEM\_ADDRESS\_4
DDR\_MEM\_ADDRESS\_5
M3
DDR\_MEM\_ADDRESS\_7
L3
DDR\_MEM\_ADDRESS\_8
L3
DDR\_MEM\_ADDRESS\_9
L3
DDR\_MEM\_ADDRESS\_10
M7
DDR\_MEM\_ADDRESS\_11
DDR\_MEM\_ADDRESS\_11
DDR\_MEM\_ADDRESS\_12
L4
DDR\_MEM\_ADDRESS\_13
DDR\_MEM\_ADDRESS\_13
DDR\_MEM\_ADDRESS\_14
L5
DDR\_MEM\_ADDRESS\_14
DDR\_MEM\_ADDRESS\_15 DDR\_MEM\_DML\_24

DDR\_MEM\_DATA\_25

DDR\_MEM\_DATA\_25

AA5

DDR\_MEM\_DATA\_26

AA7

DDR\_MEM\_DATA\_29

DDR\_MEM\_DATA\_29

DDR\_MEM\_DATA\_30

DDR\_MEM\_DATA\_30

DDR\_MEM\_DATA\_31

DDR\_MEM\_DATA\_31

DDR\_MEM\_DQS\_P\_3

DDR\_MEM\_DQS\_P\_3

DDR\_MEM\_DDR\_M\_3

DDR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3

DR\_MEM\_DM\_3 N4 DDR\_MEM\_BANK\_0
N3 DDR\_MEM\_BANK\_1
N6 DRR\_MEM\_BANK\_2
P5 DRR\_MEM\_CAS\_N
P6 DRR\_MEM\_CAS\_N
P1 DRR\_MEM\_CAS\_N
P1 DRR\_MEM\_PARITY\_IN
DRR\_MEM\_DT\_0
DRR\_MEM\_ODT\_0
C4 DRR\_MEM\_ODT\_0
DRR\_MEM\_CS\_N\_0
DRR\_MEM\_CS\_N\_0
DRR\_MEM\_CS\_N\_1
A3 DRR\_MEM\_CS\_N\_1
A3 DRR\_MEM\_RESET\_N DDR\_MEM\_DATA\_32 DDR\_MEM\_DATA\_32 J1
DDR\_MEM\_DATA\_33 H1
DDR\_MEM\_DATA\_34 H2
DDR\_MEM\_DATA\_35 H3
DDR\_MEM\_DATA\_36 H3
DDR\_MEM\_DATA\_37 F2
DDR\_MEM\_DATA\_37 F2
DDR\_MEM\_DATA\_39 G4
DDR\_MEM\_DATA\_39 G4
DDR\_MEM\_DATA\_39 G4
DDR\_MEM\_DATA\_39 G4
DDR\_MEM\_DATA\_39 G4
DDR\_MEM\_DATA\_39 G4 DDR\_MEM\_DM\_4 DDR\_MEM\_DATA\_40 F5 DDR\_MEM\_DATA\_41 G7 DDR\_MEM\_DATA\_42 H7 DDR\_MEM\_DATA\_42 H/2
DDR\_MEM\_DATA\_43 H/3
DDR\_MEM\_DATA\_44 K/2
DDR\_MEM\_DATA\_45 J/3
DDR\_MEM\_DATA\_46 J/3
DDR\_MEM\_DATA\_47 J/3
DDR\_MEM\_DATA\_47 J/3
DDR\_MEM\_DATA\_47 J/3
DDR\_MEM\_DATA\_47 J/3
DDR\_MEM\_DAS\_P\_5 J/3
DDR\_MEM\_DAS\_P\_5 J/3 A2 B1 DRR\_MEM\_CKE\_0 DRR\_MEM\_CKE\_1 P3 DRR\_MEM\_CLK DRR\_MEM\_CLK\_N DDR\_MEM\_DATA\_58

DDR\_MEM\_DATA\_49

DDR\_MEM\_DATA\_50

E8

DDR\_MEM\_DATA\_51

E8

DDR\_MEM\_DATA\_52

E7

DDR\_MEM\_DATA\_53

E6

DDR\_MEM\_DATA\_54

E7

DDR\_MEM\_DATA\_54

E7

DDR\_MEM\_DATA\_56

E7

DDR\_MEM\_DATA\_56


E7

DDR\_MEM\_DASA\_66


DSS\_ DRR\_MEM\_ECC\_DATA\_0
U6 DRR.MEM\_ECC\_DATA\_1
V7 DRR\_MEM\_ECC\_DATA\_2
U7 DRR\_MEM\_ECC\_DATA\_3
R7 DRR\_MEM\_ECC\_DATA\_4
I5 DRR\_MEM\_ECC\_DATA\_5
R6 DRR\_MEM\_ECC\_DATA\_6
R5 DRR\_MEM\_ECC\_DATA\_7
U4 DRR\_MEM\_ECC\_DATA\_7
U5 DRR\_MEM\_ECC\_DAS\_P
U5 DRR\_MEM\_ECC\_DQS\_M
DRR\_MEM\_ECC\_DM DDR\_MEM\_DATA\_56 C3
DDR\_MEM\_DATA\_57 C2
DDR\_MEM\_DATA\_58 D4
DDR\_MEM\_DATA\_59 E3
DDR\_MEM\_DATA\_60 D1
DR\_MEM\_DATA\_60 F4 AC6 DDR\_PLL\_TESTOUT\_P AC7 DRR\_PLL\_TESTOUT\_N AF2 DRR\_ATB0
AF4 DRR\_ATB1
Y9 DRR\_CAL\_0 

U1D FU740-C000 A11 IVDD
A11 IVDD
A21 IVDD
A22 IVDD
A22 IVDD
A23 IVDD
A24 IVDD
A25 IVDD
A26 IVDD
A27 IVDD
A28 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A20 IVDD
A20 IVDD
A21 IVDD
A21 IVDD
A22 IVDD
A22 IVDD
A23 IVDD
A24 IVDD
A25 IVDD
A26 IVDD
A27 IVDD
A27 IVDD
A28 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A20 IVDD
A21 IVDD
A21 IVDD
A21 IVDD
A22 IVDD
A23 IVDD
A24 IVDD
A25 IVDD
A26 IVDD
A27 IVDD
A27 IVDD
A28 IVDD
A29 IVDD
A29 IVDD
A29 IVDD
A21 IVDD
A21 IVDD
A21 IVDD
A22 IVDD
A22 IVDD
A23 IVDD
A24 IVDD
A24 IVDD
A25 IVDD
A26 IVDD
A27 IVDD
A27 IVDD
A28 IVDD
A29 UART\_O\_TXD 114
GPIO\_O\_PINS\_RXD 415
SPI\_O\_DC\_0 613
SPI\_O\_DQ\_1 613
SPI\_O\_DQ\_2 613
SPI\_O\_DQ\_2 613
SPI\_O\_DQ\_3 612
SPI\_O\_DQ\_3 612
SPI\_O\_DQ\_0 610
QSPI\_O\_DQ\_0 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_DQ\_1 610
QSPI\_O\_CS\_0 69 QSPLO\_CS\_0 EY
PWM\_0\_PWM\_0 PWM\_0 PWM\_0 PWM\_1 A8
PWM\_0\_PWM\_3 F9
PWM\_1\_PWM\_1 B9
PWM\_1\_PWM\_2 610
PWM\_1\_PWM\_3 A9
JTAG\_TDL B7
JTAG\_TDL B7
JTAG\_TDL G7
JTAG\_TDS G11 A14 | I2C\_0\_SCL A13 | I2C\_0\_SDA D13 | I2C\_1\_SCL E13 | I2C\_1\_SDA


BOOT\_MODE\_SELECT\_0 816 BOOT\_MODE\_SELECT\_1 115 BOOT\_MODE\_SELECT\_2 114 BOOT\_MODE\_SELECT\_3 116 CHIP\_ID\_SELECT\_0 115 PRCI\_HFXOSCIN
A17 PRCI\_HFXOSCOUT PRCLHFXOSCOUT
D18 PRCLHFXCLKIN
B19 PRCLERESET\_N
C18 PRCL\_PORESET\_N
G16 PRCL\_PSD\_ASYNCRESET\_N
E15 PRCL\_PSD\_TEST\_MODE\_RESET
C17 PRCL\_PSD\_RESETEN\_N PRCI\_CORECLKPLLSEL 119
PRCI\_TLCLKSEL 117
PRCI\_HFXSEL 117
PRCI\_RTCXSEL 115 THERMALDIODE\_ANODE B6
THERMALDIODE\_CATHODE PRCI\_PROCMON 16





### VDD\_CPU bypass capacitors



#### VDD\_PLL bypass capacitors











## Layout note:

# FU740 Power










	Sheet: /fu740_power/			
File: fu740_power.sch				
	Title:			
	Size: A2	Date:		Rev:
	KiCad E.D.A. kicad (5.1.10-1-10_14)		ld: 6/7	
	10		11	'

### DDR4 RAM VDD\_DDR\_MEM VDD\_DDR\_MEM U? C? C? C? C? O.1uF O.1uF O.1uF O.1uF O.1uF C? 0.1uF C? 0.1uF 0.1uF 10V h5anag8ncmr-vkc h5anag8ncmr-vkc VDD\_DDR\_VPP VDD DDR VPP H3 ACT\_n N7 A17/NC H8 RAS\_n/A16 H7 CAS\_n/A15 H2 WE\_n/A14 DDR\_A13 N8 DDR\_A12 J7 DDR\_A11 N2 DDR\_A10 J3 DDR\_A9 M7 DDR\_A8 M2 DDR\_A9 M7 DDR\_A8 M2 DDR\_A7 M8 DDR\_A7 M8 DDR\_A7 M8 DDR\_A6 L2 DDR\_A6 L2 A6 DDR\_A13 DDR\_A12 DDR\_A11 DDR\_A10 DDR\_A9 DDR\_A8 DDR\_A7 DDR\_A6 DDR\_A5 DDR\_A5 DDR\_A4 DDR\_A3 DDR\_A4 DDR\_A3 DDR\_A4 VDD\_DDR\_VPP



U?

C1 VDD C7 VDD F1 VDD F9 VDD J9 VDD H1 VDD M1 VDD N9 VDD

J8 BG1
J2 BG0
N3 PAR
K8 BA1
E2 BA0
F2 NC/C2/ODT1
G3 NC/C51\_n
G7 CS\_n
H2 ALERT\_n
NC/C0/CKE1
G3 CKE
F7 CK\_t
E8 CK\_c
L1 RESET\_n
TEN

DDR\_A12 DDR\_A10 DDR\_A9 DDR\_A8 DDR\_A7 DDR\_A6 DDR\_A5 DDR\_A5 DDR\_A3 DDR\_A3 DDR\_A3 DDR\_A3 DDR\_A4 DDR\_A3 DDR\_A2

VDD\_DDR\_MEM

C? C? C? C? C? C? C? C? C? C.1uF C.1

VDD\_DDR\_MEM

