

SMPS MOSFET

IRFR18N15DPbF IRFU18N15DPbF

HEXFET® Power MOSFET


Applications

- High frequency DC-DC converters
- Lead-Free

V _{DSS}	R _{DS(on)} max	I _D
150V	0.125 Ω	18A

Benefits

- Low Gate to Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

$\begin{array}{ c c c c c c }\hline & \textbf{Parameter} & \textbf{Max.} \\ \hline I_D @ T_C = 25^{\circ}C & \text{Continuous Drain Current, V}_{GS} @ 10V & 18 \\ \hline I_D @ T_C = 100^{\circ}C & \text{Continuous Drain Current, V}_{GS} @ 10V & 13 \\ \hline I_{DM} & \text{Pulsed Drain Current} & & & 72 \\ \hline P_D @ T_C = 25^{\circ}C & \text{Power Dissipation} & & 110 \\ \hline & \text{Linear Derating Factor} & & 0.71 \\ \hline V_{GS} & \text{Gate-to-Source Voltage} & & \pm 30 \\ \hline dv/dt & \text{Peak Diode Recovery dv/dt} & & & 3.3 \\ \hline T_J & \text{Operating Junction and} & & -55 \text{ to} + 175 \\ \hline \end{array}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Units
$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A
Linear Derating Factor 0.71 V _{GS} Gate-to-Source Voltage ± 30 dv/dt Peak Diode Recovery dv/dt ③ 3.3	
V _{GS} Gate-to-Source Voltage ± 30 dv/dt Peak Diode Recovery dv/dt ③ 3.3	W
dv/dt Peak Diode Recovery dv/dt ③ 3.3	W/°C
	V
T _J Operating Junction and -55 to + 175	V/ns
T _{STG} Storage Temperature Range	°C
Soldering Temperature, for 10 seconds 300 (1.6mm from case)

Typical SMPS Topologies

• Telecom 48V input DC-DC Active Clamp Reset Forward Converter

International

TOR Rectifier

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	150			V	$V_{GS} = 0V, I_D = 250\mu A$
ΔV _{(BR)DSS} /ΔT _J Breakdown Voltage Temp. Coefficient			0.17		V/°C	Reference to 25°C, I _D = 1mA ©
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.125	Ω	V _{GS} = 10V, I _D = 11A ④
V _{GS(th)}	Gate Threshold Voltage	3.0		5.5	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
I _{DSS}	Drain-to-Source Leakage Current			25	μA	$V_{DS} = 150V, V_{GS} = 0V$
	Dialific-Source Leakage Current			250	μΛ	$V_{DS} = 120V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	nA	$V_{GS} = 30V$
				-100	'''^	$V_{GS} = -30V$

Dynamic @ T_J = 25°C (unless otherwise specified)

	<u> </u>						
	Parameter	Min.	Тур.	Max.	Units	Conditions	
g _{fs}	Forward Transconductance	4.2			S	$V_{DS} = 50V, I_{D} = 11A$	
Qg	Total Gate Charge		28	43		I _D = 11A	
Q _{gs}	Gate-to-Source Charge		7.6	11	nC	$V_{DS} = 120V$	
Q _{gd}	Gate-to-Drain ("Miller") Charge		14	21	Ī I	V _{GS} = 10V, ⊕	
t _{d(on)}	Turn-On Delay Time		8.8			$V_{DD} = 75V$	
t _r	Rise Time		25		ns	I _D = 11A	
t _{d(off)}	Turn-Off Delay Time		15			$R_G = 6.8\Omega$	
t _f	Fall Time		9.8]	V _{GS} = 10V ④	
C _{iss}	Input Capacitance		900			$V_{GS} = 0V$	
Coss	Output Capacitance		190			$V_{DS} = 25V$	
C _{rss}	Reverse Transfer Capacitance		49		pF	f = 1.0MHz	
Coss	Output Capacitance		1160		1 i	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$	
Coss	Output Capacitance		88		1 i	$V_{GS} = 0V, V_{DS} = 120V, f = 1.0MHz$	
Coss eff.	Effective Output Capacitance		95] [V _{GS} = 0V, V _{DS} = 0V to 120V ⑤	

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy®		200	mJ
I _{AR}	Avalanche Current①		11	А
E _{AR}	Repetitive Avalanche Energy®		11	mJ

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.4	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)*		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

Diode Characteristics

	Parameter		Тур.	Max. Uni		Conditions		
Is	Continuous Source Current			18		MOSFET symbol		
	(Body Diode)			10	Α	showing the		
I _{SM}	Pulsed Source Current			72		integral reverse		
	(Body Diode) ①			12		p-n junction diode.		
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 11A, V_{GS} = 0V$ ④		
t _{rr}	Reverse Recovery Time		130	190	ns	$T_J = 25^{\circ}C, I_F = 11A$		
Q _{rr}	Reverse RecoveryCharge		660	980	nC	di/dt = 100A/µs ④		
t _{on}	Forward Turn-On Time	Intr	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)					

International Rectifier

IRFR/U18N15DPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

International

TOR Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRFR/U18N15DPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International

TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit





* V_{GS} = 5V for Logic Level Devices


Fig 14. For N-Channel HEXFET® Power MOSFETs


International

TOR Rectifier

D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)





1.0 DIN	/ENSIONIE	IC AND T	OLERANICIN	IG PER A	SME Y14 5 M-	1994				
1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994. 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].										
3.0 LEAD DIMENSION UNCONTROLLED IN L5										
4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.										
5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND										
.010 [0.2540 FROM THE LEAD TIP, 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED										
					ONS ARE MEA	SURED AT THE OUTERMOST				
			LASTIC BO							
7.0 QU	TILINE CO	NEORMS	IO JEDEC	OUTLINE	TO-252AA.					
		m . 1 (m)				1				
			SIONS							
SYMBOL	.,	ETERS	INCHES							
	MN.	MAX.	MN.	WAX.	NOTES					
A	2 18	2.39	.086	.094						
A1		0.13		.005						
b	0.64	0.89	.025	.035	5	LEAD ASSIGNMENTS				
ь1	0.64	0,79	.025	0.031	5					
b2	0.76	1,14	.030	.045		HEXFET				
b3	4.95	5,46	.195	.215						
c	0.46	0.61	.018	.024	5	1 GATE				
c1	0,41	0,56	.016	.022	5	2 DRAIN				
c2	.046	0.89	.018	.035	5	3 SOURCE				
D	5,97	6,22	.235	.245	6	4 DRAIN				
D1	5.21	-	.205	-	4					
Ε	6.35	6,73	.250	.265	6	IGBTs, CoPACK				
E1	4.32	-	.170	1	4					
	2	29	.090	BSC	1	1 GATE				
e	9.40	10.41	.370	.410	1	2 COLLECTOR				
н		1.78	.056	.070		3 EMITTER				
	1,40			REF.		4 COLLECTOR				
н		REF.	.108							
H	2.74		.108	BSC						
H L Lf	2.74	REF.		BSC ,050						
H L L1 L2	2.74	REF. BSC	.020							
H L L1 L2 L3	2.74	REF. BSC 1,27	.020	,050	3					
H L L1 L2 L3 L4	2.74 0.05 0.89	REF. BSC 1,27 1 02	.036	,050 .040	3					

D-Pak (TO-252AA) Part Marking Information



ASSEMBLY

LOT CODE

8 www.irf.com

YEAR 9 = 1999

A = ASSEMBLY SITE CODE


WEEK 16

International IOR Rectifier

IRFR/U18N15DPbF

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



 \triangle

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M— 1994.
 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED
 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST
 EXTREMES OF THE PLASTIC BODY.
 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- LEAD DIMENSION UNCONTROLLED IN L3.

DIMENSION 61, 63 APPLY TO BASE METAL ONLY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA. CONTROLLING DIMENSION: INCHES.

DIMENSIONS

	SYMBOL	MILLIMETERS INCHES					
_		MIN.	MAX.	MIN.	MAX.	NOTES	
	A	2.18	2.39	0.086	.094		
	A1	0.89	1,14	0.035	0.045		
	ь	0.64	0.89	0.025	0.035		
	ь1	0.64	0.79	0.025	0.031	4	
	b2	0.76	1,14	0.030	0.045		
	b3	0.76	1.04	0.030	0.041		
	b4	5.00	5.46	0.195	0.215	4	
	c	0.46	0.61	0.018	0.024		
	c1	0.41	0.56	0.016	0.022		
	c2	.046	0.86	0.018	0.035		
	D	5.97	6.22	0.235	0.245	3, 4	
	Df	5.21	-	0.205	-	4	
	E	6.35	6.73	0.250	0.265	3, 4	
	E1	4.32	-	0.170	-	4	
	e	2.	29	0.090	BSC		
	L	8.89	9.60	0.350	0.380		
	Lf	1,91	2.29	0.075	0.090		
	L2	0.89	1.27	0.035	0.050	4	
	L3	1,14	1,52	0.045	0.060	5	
	01	o*	151	0*	15*		

LEAD ASSIGNMENTS


<u>HEXFET</u>

- 1.- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

I-Pak (TO-251AA) Part Marking Information

SECTION A-A


(b, b2)-




International IOR Rectifier

D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



- 1. CONTROLLING DIMENSION : MILLIMETER.
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



Notes:

10

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 3.3mH $R_G = 25\Omega$, $I_{AS} = 11A$.
- $T_{.1} \le 175$ °C
- 4 Pulse width \leq 300µs; duty cycle \leq 2%.
- $\ensuremath{\mathbb{G}}$ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- * When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/04 www.irf.com

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/