
Homework 4: A Single Cycle CPU by Verilog

2018/10/31



Requirement #1

- Required Instruction Set
 - and
 - or
 - add
 - sub
 - mul
 - addi

Requirement #2


- Translate the assembly code to machine code (next page)
- Register file: 32 registers
- Instruction Memory 1KBytes
- Machine code:


funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

Instruction Translation

```
add $t0,$0,$0
addi $t1,$0,10
addi $t2,$0,13
mul $t3,$t1,$t1
addi $t1,$t1,1
sub $t2,$t2,$t1
and $t3,$t1,$t2
or $t4,$t2,$t3
```





testbench.v

```
□CPU CPU(
    .clk_i (Clk),
     .rst i (Reset),
     .start_i(Start)
initial begin
     counter = 0;
    // initialize instruction memory
    for(i=0; i<128; i=i+1) begin
     CPU.Instruction_Memory.memory[i] = 32'b0;
     end
     // initialize Register File
     for(i=0; i<32; i=i+1) begin
     CPU.Registers.register[i] = 32'b0;
     end
     // Load instructions into instruction memory
     $readmemb("instruction.txt", CPU.Instruction_Memory.memory);
     // Open output file
     outfile = $fopen("output.txt") | 1;
     Clk = 0;
     Reset = 0;
     Start = 0;
     #('CYCLE TIME/4)
     Reset = 1;
     Start = 1;
```

CPU.v

```
module CPU
     clk i,
    rst_i,
     start i
b);
 // Ports
 input
                    clk i;
 input
                    rst_i;
                    start i;
 input
 Control Control(
     .Op_i (),
     .RegDst o (),
    .ALUOp_o (),
     .ALUSrc o (),
     .RegWrite o ()
 );
L . /
□/*
 Adder Add PC(
    .datal_in (),
     .data2_in (),
     .data_o ()
 );
PC PC(
     .clk_i
                 (),
     .rst_i
                 (),
     .start_i
                 0,
     .pc i
                 0,
      .pc o
                 0
```

CPU.v

// Ports input clk i; input rst i; input start i; [31:0] inst_addr, inst; wire Control Control (.0p i (inst[31:26]), .RegDst_o (MUX_RegDst.select_i), .ALUOp_o (ALU_Control.ALUOp_i), .ALUSrc_o (/*???*/), Add .RegWrite_o (/*???*/) Adder Add PC((inst_addr), .data1 in data2 in (32'd4), Instruction [6-0] - Control ALUOP data o (PC.pc_i) **ALUSrc** RegWrite Instruction [19-15] Read Read register 1 Read address Instruction [24-20] data 1 Read Zero register 2 Instruction ALU ALU [31-0] Instruction [11-7] Read Write Mux result data 2 Instruction register memory Write data Registers Instruction [31-0] 64 Imm ALU Gen control Instruction [30,14-12]

Adder.v


```
module Adder

(
    data1_in,
    data2_in,
    data_o
);

input [31:0] data1_in, data2_in;
output [31:0] data_o;

assign data_o = data1_in + data2_in;
endmodule
```

Control.v / ALU_Control.v



funct7	rs2	rs1	funct3	rd	opcode	function
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
imm[11:0]		rs1	000	rd	0010011	ADDI
0000001	rs2	rs1	000	rd	0110011	MUL

- Requirements (1)
 - Source codes (*.v files)
 - testbench.v
 - PC.v
 - Registers.v
 - Instruction_Memory.v
 - CPU.v
 - Adder.v
 - Control.v
 - ALU Control.v
 - Sign_Extend.v
 - ALU.v
 - MUX32.v
 - MUX5.v

- Requirements (2)
 - Machine Code text file
 - Instruction.txt (no need to modify)
 - There is no need to submit "output.txt".
 - Report (hw4_b03902xxx.pdf)
 - Coding Environment
 - Module implementation explanation
 - Either English or Chinese is fine
 - (No more than 2 pages)

- Submission format
 - [dir] hw4_b03902xxx_v0
 - hw4_b03902xxx_v0 / hw4_b03902xxx.pdf
 - hw4_b03902xxx_v0 / src / *.v files
- Deadline: 2018/11/20 23:59

Upload to NTU COOL

- Evaluation criteria
 - Report : 15%
 - Code: 85 %
 - Correctness: 36%
 - module correct implementation: 49%
 - Wrong Format: -10%
 - Compile error: coding 0 %
 - Please make sure your code can compile before submitting.