AndeStar V5 BFLOAT16 Conversion Extension

Document Number v0.5

Date Issued

2019-10-22



Copyright Notice

Copyright © 2019 Andes Technology Corporation. All rights reserved.

AndesCore™, AndeShape™, AndeSight™, AndESLive™, AndeSoft™, AndeStar™ and Andes Custom Extension™ are trademarks owned by Andes Technology Corporation. All other trademarks used herein are the property of their respective owners.

This document contains confidential information pertaining to Andes Technology Corporation. Use of this copyright notice is precautionary and does not imply publication or disclosure. Neither the whole nor part of the information contained herein may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Andes Technology Corporation.

The product described herein is subject to continuous development and improvement. Thus, all information herein is provided by Andes in good faith but without warranties. This document is intended only to assist the reader in the use of the product. Andes Technology Corporation shall not be liable for any loss or damage arising from the use of any information in this document, or any incorrect use of the product.

Contact Information

Should you have any problems with the information contained herein, you may contact Andes Technology Corporation through

- email support@andestech.com
- Website https://es.andestech.com/eservice/

Please include the following information in your inquiries:

- the document title
- the document number
- the page number(s) to which your comments apply
- a concise explanation of the problem

General suggestions for improvements are welcome.



Revision History

Rev.	Revision Date	Revised Content
0.5	2019/10/22	Added NAN processing steps for VFWCVT.S.BF16 and FCVT.S.BF16
0.5	21 1	instructions. (Section 3.1.1, 3.2.1)
0.4	2019/8/21	Changed vfncvt.bf16.s to be defined for SEW=16, not SEW=32.
0.3	2019/8/16	Added intrinsic functions for scalar conversion instructions.
0.2	2019/8/14	Added scalar conversion instructions and configuration register bit.
0.1	2019/8/13	Initial release.



Table of Contents

CC	PYRIGI	HT NOTICE	I
CC	ONTACT	INFORMATION	I
RI	EVISION	HISTORY	II
LI	ST OF TA	ABLES	IV
LI	ST OF FI	GURES	V
1.	INTR	ODUCTION	1
2.	INSTI	RUCTION SUMMARY	2
	2.1. II	NSTRUCTION OPERATION SUMMARY	2
	2.2. I	NSTRUCTION ENCODING SUMMARY	3
	2.2.1.	Vector Extension	3
	2.2.2.	Scalar Extension	3
3.	DETA	ILED INSTRUCTION DESCRIPTION	4
	3.1. A	NDES V5 VECTOR BFLOAT16 CONVERSION EXTENSION	4
	3.1.1.	VFWCVT.S.BF16 (Vector BF16 to 32-bit SP Conversion)	4
	3.1.2.	VFNCVT.BF16.S (Vector 32-bit SP to BF16 Conversion)	6
	3.2. A	NDES V5 SCALAR BFLOAT16 CONVERSION EXTENSION	7
	3.2.1.	FCVT.S.BF16 (Scalar BF16 to 32-bit SP Conversion)	7
	3.2.2.	FCVT.BF16.S (Scalar 32-bit SP to BF16 Conversion)	9
4.	NEW .	AND MODIFIED CONTROL & STATUS REGISTERS	10
	4.1.1.	Misc. Configuration Register	11
	4.1.2.	Misc. Configuration 2 Register	13

AndeStar V5 BFLOAT16 Conversion Extension



List of Tables

Table 1. BLOAT16 Vector Conversion Instructions	2
TABLE 2. BLOAT16 SCALAR CONVERSION INSTRUCTIONS	2

AndeStar V5 BFLOAT16 Conversion Extension



List of Figures

FIGURE 1. VFWCVT.S.BF16 INSTRUCTION ENCODING (SEW=16)	. 3
FIGURE 2. VFNCVT.BF16.S INSTRUCTION ENCODING (SEW=16)	
FIGURE 2. VENCVI.BETO.S INSTRUCTION ENCODING (SEW=10)	
FIGURE 3. FCVT.S.BF16 INSTRUCTION ENCODING	. 3
FIGURE 4. FCVT.BF16.S INSTRUCTION ENCODING	. :



Typographical Convention Index

Document Element	Font	Font Style	Size	Color
Normal text	Georgia	Normal	12	Black
Command line, source code or file paths	Lucida Console	Normal	11	Indigo
VARIABLES OR PARAMETERS IN COMMAND LINE, SOURCE CODE OR FILE PATHS	LUCIDA CONSOLE	BOLD + ALL-CAPS	11	INDIGO
Note or warning	Georgia	Normal	12	Red
<u>Hyperlink</u>	Georgia	Underlined	12	Blue



1. Introduction

This specification defines vector and scalar floating-point conversion instructions to convert between the BFLOAT16 floating-point data in a vector or scalar register and the IEEE-754 32-bit single-precision floating-point data in a vector or scalar register.



2. Instruction Summary

This section summarizes the added floating-point conversion instructions in the BFLOAT16 conversion extension.

2.1. Instruction Operation Summary

Table 1. BLOAT16 Vector Conversion Instructions

No.	Mnemonic	Instruction	Operation		
1	vfwcvt.s.bf16 vd, vs	Vector widening conversion from	vd[i].H[1] = vs[i];		
1	// defined for SEW=16	BFLOAT16 to SP.	vd[i].H[0] = 0;		
2	vfncvt.bf16.s vd, vs	Vector narrowing conversion from	vd[i] - V CD TO PE16(vc[i])		
2	// defined for SEW=16	SP to BFLOAT16.	<pre>vd[i] = V_SP_TO_BF16(vs[i]</pre>		

Table 2. BLOAT16 Scalar Conversion Instructions

No.	Mnemonic	Instruction	Operation				
1	fcvt.s.bf16 frd, frs	Scalar conversion from BFLOAT16 to SP.	<pre>frd.H[1] = frs.H[0]; frd.H[0] = 0; frd = Nan-Boxing(frd.W[0])</pre>				
2	fevt.bf16.s frd, frs	Scalar conversion from SP to BFLOAT16.	<pre>frd.H[0] = S_SP_TO_BF16(frs.W[0]); frd = Nan-Boxing(frd.H[0]);</pre>				



2.2. Instruction Encoding Summary

2.2.1. Vector Extension

Figure 1. vfwcvt.s.bf16 instruction encoding (SEW=16)




Figure 2. vfncvt.bf16.s instruction encoding (SEW=16)

31	25	24	20	19	15	14	12	11	7	6	0	
0000	2000		VC		00001		100		vd		Custom-2	
0000000		VS		000	001	10	vd		1011011			

2.2.2. Scalar Extension

Figure 3. fcvt.s.bf16 instruction encoding

31	25	24	20	19	15	14	12	11	7	6	О
0000	000	fı	·c	00	010	10	10	fr	d	Cust	om-2
0000	,000	11	. 5	00	010	10	.0	111	u	101	1011

Figure 4. fcvt.bf16.s instruction encoding

31	25	24	20	19	15	14	12	11	7	6	0	
0000	2000	fna		00	011	10	100		frd		Custom-2	
0000000		1	1.5	00	011	10	111	u	1011011			



3. Detailed Instruction Description

3.1. Andes V5 Vector BFLOAT16 Conversion Extension

This extension is present if misa.V == 1 and mmsc_cfg.BF16CVT ==1 (mmsc_cfg2.BF16CVT for RV32).

3.1.1. VFWCVT.S.BF16 (Vector BF16 to 32-bit SP Conversion)

Type: Vector BFLOAT16 conversion extension

Format:

31	25	24	20	19	15	14	12	11	7	6	0
0000	0000	v	rs	000	000	10	00	VO	i	Custo 1011	

Syntax: VFWCVT.S.BF16 vd, vs

Purpose: Convert BFLOAT16 data to single-precision floating-point (SP) data. **Description:** This instruction converts BFLOAT16 data in vector register "vs" to single-precision floating-point (SP) data and writes the result to vector register "vd". This instruction is not masked.

This instruction is only defined for SEW=16. When this instruction is executed, if SEW is not 16, an illegal instruction exception will be generated.

Operations:

```
if (vs[i] != NAN) {
  vd[i].H[1] = vs[i];
  vd[i].H[0] = 0;
} else {
  vd[i] = 0x7fc00000;
}
```



Exceptions: Illegal instruction exception

Privilege level: All

Note:



3.1.2. VFNCVT.BF16.S (Vector 32-bit SP to BF16 Conversion)

Type: Vector BFLOAT16 conversion extension

Format:

31	25	24	20	19	15	14	12	11	7	6	0
00	00000	V	rs .	000	001	10	00	V	d		om-2 1011

Syntax: VFNCVT.BF16.S vd, vs

Purpose: Convert single-precision floating-point (SP) data to BFLOAT16 data.

Description: This instruction converts single-precision floating-point (SP) data in vector register "vs" to BFLOAT16 data and writes the result to vector register "vd". The rounding mode used by the conversion operation will be specified in the fcsr.frm field.

This instruction is not masked.

This instruction is only defined for SEW=16. When this instruction is executed, if SEW is not 16, an illegal instruction exception will be generated.

Operations:

Exceptions: Illegal instruction exception

Privilege level: All

Note:



3.2. Andes V5 Scalar BFLOAT16 Conversion Extension

This extension is present if misa.F == 1 and mmsc_cfg.BF16CVT ==1 (mmsc_cfg2.BF16CVT for RV32).

3.2.1. FCVT.S.BF16 (Scalar BF16 to 32-bit SP Conversion)

Type: RVF

Format:

 31 25	24	20	19	15	14	12	11	7	6	0
0000000	fr	S	000	010	10	00	fr	d	Custo 1011	

Syntax: FCVT.S.BF16 frd, frs

Purpose: Convert BFLOAT16 data to single-precision floating-point (SP) data.

Description: This instruction converts BFLOAT16 data in floating-point register "frs" to single-precision floating-point (SP) data and writes the result to floating-point register "frd".

Operations:

```
if (frs.H[0] != NAN) {
  frd.H[1] = frs.H[0];
  frd.H[0] = 0;
} else {
  frd.W[0] = 0x7fc00000;
}
frd = NaN-Boxing(frd.W[0]);
```

Exceptions:

Privilege level: All

Note:

Intrinsic Functions:

```
float __nds_fcvt_s_bf16(float bf16_src);
```







3.2.2. FCVT.BF16.S (Scalar 32-bit SP to BF16 Conversion)

Type: RVF

Format:

 31	25	24	20	19	15	14	12	11	7	6	0
0000	000	fı	rs	00	011	10	00	fr	d		om-2 1011

Syntax: FCVT.BF16.S frd, frs

Purpose: Convert single-precision floating-point (SP) data to BFLOAT16 data.

Description: This instruction converts single-precision floating-point (SP) data in floating-point register "frs" to BFLOAT16 data and writes the result to floating-point register "frd". The rounding mode used by the conversion operation will be specified in the fcsr.frm field.

Operations:

```
frd.H[0] = S_SP_TO_BF16(frs.W[0], fcsr.frm);
frd = Nan-Boxing(frd.H[0]);
```

Exceptions:

Privilege level: All

Note:

Intrinsic Functions:

float __nds_fcvt_bf16_s(float fp32_src);



4. New and Modified Control & Status Registers

Brief Summary

Туре	Symbolic		Hex	Dogo			
	Mnemonics	[11:10]	[9:8]	[7:6]	[5:0]	Hex	Page
Modified	mmsc_cfg	11	11	11	000010	0xFC2	11
New in RV32	mmsc_cfg2	11	11	11	000011	oxFC3	13



4.1.1. Misc. Configuration Register

Mnemonic Name: mmsc_cfg
IM Requirement: Required

Access Mode: Machine

CSR Address: oxFC2 (non-standard read only)

XLEN: 64 and 32

RV32:

Field Name	Bits		Туре	Reset	
		Indicates if n not.			
1.00	[31]	Value	Meaning	RO	IM
MSC_EXT		О	The mmsc_cfg2 CSR is not present.		
		1	The mmsc_cfg2 CSR is present.		

RV64:

32	31	30	29
BF16CVT	Reserved	DPMA	EDSP
1	1	1	1



Field Name	Bits		Туре	Reset	
		Indicates if B extension is s			
BF16CVT	[32]	Value	Meaning		IM
		0	BFLOAT16 conversion extension is not supported.	RO	
		1	BFLOAT16 conversion extension is supported.		



4.1.2. Misc. Configuration 2 Register

Mnemonic Name: mmsc_cfg2


IM Requirement: mmsc_cfg[31] == 1

Access Mode: Machine

CSR Address: oxFC3 (non-standard read only)

XLEN: 64 and 32

RV32:



Field Name	Bits			Type	Reset	
BF16CVT		Indicates if B extension is s				
	[0]	Value Meaning				
		0	BFLOAT16 conversion extension is not supported.		RO	IM
		1	BFLOAT16 conversion extension is supported.			