## **UVM-Connect and TLM-2. 0 primer**

# **SIEMENS**

#### **Revision 2.3.3 July 2023**

```
Copyright 2023 Siemens EDA
// Licensed under the Apache License, Version 2.0 (the
  "License"); you may not use this file except in
// compliance with the License. You may obtain a copy of //
//
  the License at
                                                    //
//
                                                    //
       http://www.apache.org/licenses/LICENSE-2.0
//
                                                    //
//
                                                    //
   Unless required by applicable law or agreed to in
   writing, software distributed under the License is
  distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied. //
// See the License for the specific language governing
                                                  //
// permissions and limitations under the License.
                                                    //
//----//
```

#### **Abstract**

The UVM Connect library provides TLM1 and TLM2 connectivity between SystemC and SystemVerilog models and components. It also provides a UVM Command API for accessing and controlling UVM simulation from SystemC (or C or C++). This document provides a user guide to the UVM-Connect API package itself as well as a primer on TLM-2.0 usage in general.

1 Intro	duction to UVM Connect	1
	1.1 Overview.	
	1.2 Purpose	
	1.3 Key Features.	
	1.4 Definitions	
	1.5 Navigating the documentation.	
	1.6 Tool platform requirements.	
	1.7 UVM requirements.	
	1.8 Simulator requirements	
	1.9 Portability considerations	
	1.10 Platform requirements.	
	1.11 Quickstart 1-2-3 to running examples.	
	1.12 Keep it simple.	
	1.13 1. ENV setup.	
	1.14 2. Compiling Libraries.	
	1.15 3. Running a UVMC example.	
	1.16 Limitations	
	1.17 SV TLM Limitations.	
	1.18 Starting SC & SV.	
	1.19 About the examples.	
	1.20 Categories.	
	1.21 More details about compiling libraries and running examples.	
	1.22 Mind your ENV	
	1.23 Using "ambient" gcc/ g++ compilers.	
	1.24 Environment setup template script.	
	1.25 Other options for compiling libraries.	
	1.26 Running the examples outside the install tree:	
	1.27 Running all the examples as a regression test.	
	1.28 Support for alternative simulator engines.	
	1.29 Compiling Standalone SystemC Libraries	
	1.30 References	
	1.31 Copyright.	13
4 D 1	TIVIN Comment	1 4
<u> Z Kelea</u>	ase Notes - UVM Connect	
	2.1 UVM Connect v2. 3.3 - July 2023.	
	2.2 Enhanced support 4-phase transactions and the TLM-2. 0 base protocol	
	2.3 UVM Connect v2. 3.2 - Nov 2019.	
	2.4 UVM Connect v2. 3.1 - May 2015.	
	2.5 Feature summary.	
	2.6 Bugzilla fixes.	
	2.7 UVM Connect v2. 3.0 - March 2015	
	2.8 Feature summary.	
	2.9 Support for "fast packers".	
	2.10 Support for SC <-> SC peer UVM-Connect'ions.	
	2.11 Support for SystemC standalone libraries.	
	2.12 Support for "configuration extensions".	
	2.13 Support for order-independent rendezvous.	
	2.14 UVM Connect v2. 2 - August 2012	21

<u> 2 Rel</u>	<u>lease Notes - UVM Connect</u>	
	2.15 UVM Connect v2. 1.4 - February 2012.	21
	2.15.1 Version requirements.	
3 TL	M Review	23
<u> </u>	3.1 Terms.	
	3.2 Context Independence	
	3.3 Ports.	
	3.3.1 SC Example	
	3.4 Interfaces & Imps.	
	3.4.1 SC Example	
	<u></u>	
	3.5 Exports.	
	3.5.1 SC Example	
	3.6 Analysis.	
	3.6.1 Analysis Ports	
	3.7 TLM Initiator Socket.	
	3.7.1 SC Example	
	3.8 TLM Target Socket	
	3.8.1 SC example.	
	3.9 Socket Connections	
	3.9.1 Blocking Transport	
	3.10 Legal TLM Connections	32
	3.11 TLM Generic Payload	33
	3.12 TLM1 combination interfaces.	34
	3.13 UVMC TLM Connections.	34
4 Res	gression testing	36
	4.1 Regression testing your UVMC examples	36
	4.2 Regression tree structure	
	4.3 Running regression trees recursively.	
	4.4 Local Env. script's.	38
	4.5 Running leaf tests.	
	4.6 Generating PASSED/ FAILED reports.	
	THE Generaling Transport Transports	
5 HV	MC Connections	41
<u> </u>	5.1 Overview.	
	5.2 The Connect Function	
	5.3 Syntax	
	5.3.1 SV	
	5.4 Parameters	
	5.5 Arguments	
	5.5.1 Port Argument	
	5.6 Usage	
	5.7 SV Connections.	
	5.7.1 Point-to-point TLM2 or analysis connection	
	5.8 SC Connections	
	5.8.1 Point-to-point connection (TLM2 and TLM1)	
	<u>5.9 Notes</u>	45

45
45
45
46
47
47
47
47
47
50
51
52
53
55
56
56
57
58
58
60
62
64
64
64
66
68
68
70
70
71
71

20 UVMC Connection Common Code - SC Consumer	73
20.1 Description	73
21 UVMC Connection Common Code - SV Scoreboard	
21.1 Description	
22 Converters	77
22.1 Got Transactions?	77
22.2 Do You Need a Converter?	77
22.3 Easy When You Need Them	78
22.4 SV Conversion options.	78
22.4.1 SV Transaction	78
22.5 In-Transaction	78
22.6 Converter Class	80
22.7 Field Macros	80
22.8 SC Conversion Options.	81
22.8.1 SC Transaction	81
22.9 Converter Specialization	82
22.10 Converter Specialization, Macro-Generated	
22.11 In-Transaction - SC	
22.12 Custom Adaptor.	85
22.13 Notes.	
22.14 Type Support	
22.15 On (not) using `uvm_field macros	
22.16 Packing Algorithm	
22.17 Conversion on the return path	
22.18 Deletion on the return path.	
22.19 Default Converters	
22.20 Default SV Converter.	
22.21 Default SC Converter	
22.22 Converter Parameters and Methods	
22.22.1 Parameters.	
22.23 Converter Examples.	
•	
23 SC Macros	
23.1 UVMC CONVERT.	
23.1.1 Example	
23.2 UVMC PRINT	
23.2.1 Example	
23.3 UVMC UTILS	
<u>23.3.1 Example</u>	95
24 UVMC Converter Example - SC Converter Class	96
24.1 User Library.	
24.2 Conversion code.	
24.3 Testbench code	

<u> 25 L</u>	UVMC Converter Example - SC Converter Class, Macro-Generated	99
	25.1 User Library.	99
	25.2 Conversion code	
	25.3 Testbench code.	
26 L	UVMC Converter Example - SC In-Transaction	101
	26.1 User Library	
	26.2 Conversion code	
	26.3 Testbench code.	102
<u> 27 L</u>	UVMC Converter Example - SC Adapter Class	104
	27.1 User Library.	104
	27.2 Conversion code	104
	27.3 Testbench code	107
<u> 28 L</u>	UVMC Converter Example - SV In-Transaction	
	28.1 User Library	
	28.2 Conversion code	109
	28.3 Testbench code	109
<u> 29 L</u>	UVMC Converter Example - SV In-Transaction via Field Macros	
	29.1 User Library.	
	29.2 Conversion code	
	29.3 Testbench code	112
<b>.</b>		
<u>30 L</u>	UVMC Converter Example - SV Converter Class	
	30.1 User Library.	
	30.2 Conversion code	
	30.3 Testbench code	115
24 T		115
<u> 31 (</u>	UVMC Converter Common Code - consumer	
	31.1 Description	11/
22 T	UVMC Converter Common Code - consumer2	110
<u>32 (</u>	32.1 Description	
	<u>52.1 Description</u>	110
22 T	UVMC Converter Common Code - SV Producer	110
<u> </u>	33.1 Description	110
	55.1 Description	113
34 F	Fast packer converters	121
<u> </u>	34.1 Introduction	
	34.2 Fast packer features.	
	34.3 The class uvmc xl converter packer class	
	34.4 The class uvmc tlm gp converter packer class.	
	34.5 How to use the fast packers.	
	34.6 Specifying fast packers when uvmc_connect() is called	
	34.7 Fast packer source code.	
	34.8 Fast-packer converter examples	
	one in the property controller overlighted	

<u>34                                    </u>	Fast packer converters	
	34.9 Running the examples	123
	34.10 List of tests and what they do.	124
<u>35 </u>	4-phase connections	
	35.1 Introduction.	128
	35.2 Enabling memory management and transaction preservation	129
	35.3 4-phase connection examples.	
	35.4 Running the examples.	130
36	SC -> SV -> SC 4-phase loopback example	
	36.1 Description of SC producer module	
	36.2 How the test works.	
	36.3 2-phase ::b transport() loopback target callback	135
<u>37</u>	Description of SV loopback module	136
<u>38</u>	SV -> SC -> SV 4-phase loopback example	
	38.1 Description of SV producer module	
	38.2 How the test works	139
	38.3 2-phase ::b transport() loopback target callback	141
<u>39</u>	Description of SC loopback module	142
<u>40</u>	Configuration extensions	
	40.1 Introduction.	145
	40.2 Static configurations.	145
	40.3 Sideband configurations	145
	40.4 How to use configuration extensions.	145
	40.5 Defining your config extension classes.	145
	40.6 Running the examples.	146
<u>41                                    </u>	AXI config extension SC example	149
	41.1 Customizing class uvmc xl config for AXI configuration	149
	41.2 AXI configuration register field definitions.	149
	41.3 class AxiConfig (SC-side definition)	150
	41.4 :: AxiConfig().	150
	41.5 AXI configuration register field accessors.	151
<b>42</b>	AXI config extension SV example	153
	42.1 package AxiConfigPkg (SV-side definition)	153
	42.2 class AxiConfig (SV-side definition).	153
	42.3 AXI configuration register field accessors.	
<u>43</u>	SC -> SV -> SC loopback example	155
	43.1 SC initiator and target use of config extensions.	
	43.2 class producer - SC initiator and target.	155
	43.3 ::run()	156
	··	

43 S	SC -> SV -> SC loopback example	
	43.4 ::b transport()	156
	43.5 ::nb_transport_fw()	156
	43.6 ::learnBusParameters().	157
	43.7 ::updateTargetConfig()	158
<b>44</b> S	SV -> SC -> SV loopback example	159
	44.1 SV initiator and target use of config extensions.	
	44.2 class producer - SV initiator and target	
	44.3 ::run().	
	44.4 ::b transport()	
	44.5 ::nb_transport_fw()	
	44.6 ::learnBusParameters()	
	44.7 ::updateTargetConfig()	
45 S	SV -> SC -> SV loopback example with dual ports	163
<u> </u>	45.1 Example of dual TLM target ports.	
	45.2 class producer TLM port containers.	
	45.3 class producer - SV initiator and target	
	15.5 class producer 5 v initiation and target.	101
<u>46 U</u>	UVMC Type Support	
	46.1 Supported Data Types.	
	46.1.1 Choosing the type mappings.	
	46.2 Type-Support Examples.	
	46.2.1 Use make help to view the menu of available examples	167
47 I	Data Type Support	168
	47.1 packet	168
	47.2 Methods	169
	47.3 do pack	169
	47.4 do unpack	170
	47.5 do copy	171
	47.6 do compare	172
	47.7 do print	
	47.8 do record.	175
	47.9 pre randomize	
	47.10 pre randomize	
	47.11 producer.	
	47.12 scoreboard	
	47.13 sv main	178
48 S	SC Type Support	180
	48.1 Packet	
	48.2 uvmc converter <packet></packet>	181
	48.3 Methods.	
	48.4 <u>do pack</u>	
	48.5 do unpack	
	48.6 uvmc print <packet></packet>	


48.7 Methods.	183
48.8 do print	
48.9 print	
48.10 operator<<(ostream,Packet)	184
48.11 Consumer.	
48.12 sc main.	185
MC Command API	186
49.1 SystemVerilog	186
49.2 Enumeration Constants.	187
49.2.1 The following enumeration constants are used in various UVM Commands	187
49.3 uvmc phase state	187
49.4 uvmc report severity	187
49.5 uvmc report verbosity.	187
49.6 uvmc wait op.	187
49.7 Topology.	
49.8 uvmc print topology.	
49.8.1 Arguments	
49.9 Reporting	
49.10 uvmc report enabled	
49.10.1 Arguments	
49.11 uvmc set report verbosity.	
49.11.1 Arguments	
49.12 uvmc report.	
49.12.1 Arguments	
49.13 uvmc report info.	
49.14 uvmc report warning.	
49.15 uvmc report error.	
49.16 uvmc report fatal	
49.17 Report Macros.	
49.17.1 Example	
49.17.1 Example	
49.19 uvmc wait for phase.	
49.19 uvinc wait for phase	
49.20 uvmc raise objection.	
49.21 uvmc drop objection.	
49.22 Factory.	
49.23 uvmc print factory.	
49.23.1 Arguments.	
49.24 uvmc set factory type override	
49.25 uvmc set factory inst override	
49.25.1 Arguments.	
49.26 uvmc debug factory create.	
49.26.1 Arguments	
49.27 uvmc find factory override	
49.27.1 Arguments.	
49.28 set config	195

49 U	UVMC Command API	
	49.28.1 Arguments	196
	49.29 uvmc set config int	
	49.30 uvmc set config string	
	49.31 uvmc set config object.	
	49.32 uvmc set config object	
	49.33 get config.	
	49.33.1 Arguments.	
	49.34 uvmc get config int.	
	49.35 uvmc get config string	
	49.36 uvmc get config object.	
	49.37 uvmc get config object	
50 U	UVM Command Examples	199
	50.1 Use make help to view the menu of available examples	
51 I	UVMC Command API Example - Configuration	201
	51.1 prod cfg	
	51.2 top	
	51.3 Methods	
	51.4 show uvm config.	
	51.5 SC MAIN.	
	<u>ene de mm</u>	202
52 I	UVMC Command API Example - Factory	204
	52.1 top	
	52.2 show uvm factory.	
	52.3 sc main.	
53 U	UVMC Command API Example - Phase Control	207
	53.1 top.	
	53.2 show uvm phasing.	
	53.3 spawn phase control proc.	
	53.4 wait phase started	
	53.5 sc main.	
54 U	UVMC Command API Example - Print Topology	210
	54.1 top.	
	54.2 show uvm print topology.	
	54.3 sc main.	
55 U	UVMC Command API Example - Reporting	212
	55.1 top	
	55.2 show uvm factory.	
	55.3 sc main.	
56 I	UVMC Command API Examples - Common SV Code	214
	56.1 prod cfg	
	56.2 producer	

56 UVMC Command API Examples - Common SV Code 56.3 Methods	215
<u>56.4 Phases</u>	
<u>56.5 new.</u>	
56.6 check config	218
56.7 run phase.	
56.8 producer ext	219
56.9 scoreboard	
56.10 scoreboard ext.	
<u>56.11 env.</u>	
<u>56.12 sv main</u>	220
57 UVMC Command API Examples - SC Consumer	222
57.1 Description	

#### 1.1 Overview

The UVM Connect library provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog models and components. It also provides a UVM Command API for accessing and controlling UVM simulation from SystemC (or C or C++).



#### 1.2 Purpose

Leveraging

language

strengths

UVM Connect (a.k.a. UVMC) enables the following use models, all designed to maximize IP reuse.

Abstraction	Reuse your SystemC architectural models as reference models in SystemVerilog-UVM
Refinement	verification. Reuse your stimulus generation agents in SystemVerilog (a.k.a. SV) to verify
Remient	models in SystemC (a.k.a. SC).

Expansion of VIP Inventory

More off-the-shelf VIP is available when you are no longer confined to VIP written in one language. Increase IP reuse! To properly verify large SoC systems, verification environments are becoming more of an integration problem than a design problem.

Each language has its strengths. You can leverage SV's powerful constraint solvers and UVM's sequences to provide random stimulus to your SC architectural models. And you can leverage SC's speed and capacity for verification of untimed or loosely timed system-level

environments.

The UVM Command API provides a bridge between SC and UVM simulation in SV. With

Access to SV this API you can wait for and control UVM phase transitions, raise and drop objections to UVM from SC phase transitions, set and get configuration, issue UVM-style formated reports, set report filters, print UVM topology, set factory type and instance overrides, and more.

The UVM Connect library makes connecting TLM models in SystemC and UVM in SystemVerilog a relatively straightforward process. However, because UVM Connect is effectively integrating several technologies, you'll need to have basic knowledge of SystemC, SystemVerilog, and the UVM, and TLM standards. Refer to the <u>References</u> section for a partial list of relevant documentation. You may also wish to read the brief <u>TLM Review</u> included in this documentation.

## 1.3 Key Features

This section enumerates some important characteristics of UVM Connect.

Simplicity Object-based data transfer is accomplished with very little preparation needed by

the user.

The UVMC library is provided as a separate, optional package to UVM. You do

Optional not need to import the package if your environments do not require

cross-language TLM connections or access to the UVM Command API.

Works with Standard UVM UVMC works out-of-box with the free, open-source Accellera UVM 1.1d and

later.

Enhances native modeling

methodology

UVMC does not impose a foreign methodology nor require your models or transactions to inherit from a base class. Your TLM models can fully exploit the

features of the language in which they are written.

Supports existing models

Your existing TLM models in both SystemVerilog and SystemC can be reused in

a mixed-language context without modification.

UVMC reinforces the principles and purpose of the TLM interface

standard-enabling independently designed models to communicate without

Reinforces TLM modeling standards

directly referring to each other. Such models become highly reusable. They can be integrated in both native and mixed-language environments without

modification. See <u>TLM Review</u> for an introduction to TLM concepts and

principles.

#### 1.4 <u>Definitions</u>

model

Definitions for terms used throughout this document.

Short for SystemVerilog, or UVM in SystemVerilog. The context will make clear which. In

figures, UVM SV components are shown in shades of blue.

SC Short for SystemC. In figures, SC components are shown in shades of yellow.

Functionality encapsulated by a class. A model is typically a subtypes (derived from) of

sc module in SC and uvm component in SV. Although dynamic in nature, models deriving

from these classes are quasi-static; they are created during elaboration of the testbench and

continue to exist throughout simulation.

component Synonymous with *model*, above.

hierarchical A model that contains one or more models. The hierarchical component is often referred to as

component the *parent* of the sub-components, which are referred to as its *children*.

See <u>TLM Review</u> for definitions of TLM-related concepts and terms.

#### 1.5 Navigating the documentation

How to navigate the documentation.

Click a major heading on the navigation bar at left to expand or collapse the list of items under that heading.

Each page in a major topic or adaptor class is summarized in a box like the one at the top of this page. Each heading or method has a one-line summary description for easy reference. Clicking on the heading or method will take you to its full description.

Clicking on the title of the summary box or full description heading will take you to the actual source file, if available.

Click on *Index* to look up a class or method name whose absolute location is unknown, or you can enter a keyword in the Search box to see a list of matches.

1.3 Key Features 2

#### 1.6 Tool platform requirements

This section specifies the requirements for compiling and using the UVMC library and included examples.

#### 1.7 **UVM requirements**

The latest version requirements

UVM 1.2 or later (earlier versions possible)

The latest version of UVM can be downloaded from Accellera. (<a href="http://www.accellera.org-/activities-/committees-/vip">http://www.accellera.org-/activities-/committees-/vip</a>)

UVM 1.1d adds a simple accessor method to uvm\_port\_base #(IF) for getting the interface mask of the port that is required by UVMC:

```
376a374,377
> function int m_get_if_mask();
> return m_if_mask;
> endfunction
```

You can get back versions of UVM (1.0p1 or UVM-1.1) to work with UVM Connect by adding this method to the uvm\_port\_base #(IF) class in *UVM\_HOME/src/base/uvm\_port\_base.svh*. You can make the edit directly in the source file, or you can replace the source file with the one included the *UVM\_HOME/compatibility* directory in this kit. No other changes have occurred in this file between UVM 1.0p1 and 1.1d, so it is OK to replace the whole file.

#### 1.8 Simulator requirements

The latest simulator requirements

```
Mentor Questa 10.3 or later recommended / gcc 4.5.0 (Linux)
Synopsys VCS 2014.03-SP1 / gcc 4.7.2 (Linux)
Cadence IUS 14.10 / gcc 4.4.5 (Linux)
```

UVMC is intended to work with all simulators--it uses standard SV, using only DPI-C behind the scenes. No simulator-specific use models are demonstrated by the examples, but that does not mean those use models are not possible with UVM Connect. For example, most simulators support SV-instantiates-SC and SC-instantiates-SV use models, but these are implemented differently by each vendor. The examples in this kit can be easily converted to employ those use models.

Despite UVM-Connect having been developed on the Mentor Questa simulator, based on end-user feedback, very minor modifications were needed to enable UVM Connect to run on Synopsys' VCS and Cadence's Incisive simulators. The tool-specific makefiles included in this release were well tested and are known to work on the given simulator version, but they may not represent best practice or recommended use models for those simulators. For tool-specific issues and questions, please consult the appropriate vendor.

The UVMC library is intended to be portable across all simulators. If you had to make changes to the UVMC library source to accommodate your simulator, please let Mentor know via Verification Academy (<a href="http://verificationacademy.com">http://verificationacademy.com</a>), your field representative(s), or Mentor's general support line.

## 1.9 Portability considerations

There are some places in the source code where the coding had to be done differently for the different vendor simulators listed above.

In particular for the "fast packer" converters, techniques for passing dynamic arrays by reference across the language boundary varied among the different vendor simulators. In some cases special extra code had to be added for the VCS and IUS simulators that was not needed for Questa.

To handle such cases you will see use of the following compiler directives for the SystemVerilog source files (*src/connect/sv*),

```
`ifdef VCS  # For Synopsys VCS specific code
`ifdef INCA  # For Cadence IUS specific code (auto-defined by analyzer)
`ifdef VCS_OR_INCA  # For VCS or IUS specific code
```

and the following for SystemC source files (src/connect/sc),

See comments in affected source code modules for more details of simulator specific concerns - particularly in the TLM GP packer/converter code (*sc/uvmc\_converter.svh*, *sv/uvmc\_xl\_converter.svh*, *sc/uvmc\_tlm\_gp\_converter.cpp*, *sc/uvmc\_xl\_converter.cpp*).

### 1.10 Platform requirements

The latest platform requirements

Mentor At present, only Linux 32 and 64-bit platforms are supported. Specific OS and version support

Questa is the same as with Questa.

Synopsys

VCS Linux 32/64. Unknown arch/OS/version support. Consult vendor.

Cadence IUS Linux 32/64. Unknown arch/OS/version support. Consult vendor.

#### 1.11 Quickstart 1-2-3 to running examples

## 1.12 Keep it simple

Every attempt was made at keeping required basic steps to running your first example as simple as possible, and consistently so across the 3 supported vendor platforms.

Care was taken to use vendor provided UVM libraries where possible and, in the case of Questa, to even use the pre-built Questa UVM libraries to minimize the number of steps required for a basic example bringup.

More advanced options for compiling and building libraries are also presented later in <u>More details about compiling libraries and running examples</u> but this section will focus on the bare minimum number of steps required to run one of the example simulations.

The steps outlined below are identical for the 3 platforms and are summarized as follows:

- 1. Set approriate ENV vars and customary vendor tool environment
- 2. Build UVMC library
- 3. Run UVMC example

#### 1.13 <u>1. ENV setup</u>

First you need to set up the environment for your vendor's simulator in the recommended fashion for that product. If you know how to do this, the additional environment variables you will need to set for UVM and UVMC are shown below.

To run any example, you need compiled UVM and UVMC libraries.

The following environment variables should be set before compiling the UVM and UVMC libraries (if needed), and before running the examples included in this kit.

I		Your simulator should be included in your PATH and meet the minimum version
	PATH	requirements stated earlier. If you need to (or plan to) compile the UVM Connect and/or
	IAIII	UVM libraries, your path may also need to point to a GCC compiler supported by the
		simulator. Refer to your simulator documentation for such requirements.
		The location of the UVM source distribution that meets the minimum version requirements.
	UVM_HOME	See <u>UVM requirements</u> for details. This path is needed for compiling the UVM library, and
		for locating the <i>uvm_macros.svh</i> file when compiling the examples.
		The location of the UVMC library source. This is needed when compiling the UVMC library
	UVMC_HOME	Efrom outside the install directory. It is also needed for locating the UVMC's SC headers and
		SV's uvmc_macros.svh when compiling the examples.
		Specifies the location to put the compiled UVM library Default:
	UVM_LIB	\$UVMC_HOME/lib/uvmc_lib. If you're using Questa you can point to one of the
		pre-compiled UVM_LIB's in the Questa release (for example \$QUESTA_HOME/uvm-1.2)
	UVMC_LIB	Specifies the location to put the compiled UVMC library Default:
Į		\$UVMC_HOME/lib/uvmc_lib. If you're using Questa you can point to one of the
		pre-compiled UVMC_LIB's in the Questa release (for example
		\$QUESTA_HOME/uvmc-2.3.2)
	If your wonder	cumplies LIVM source and and/or pre compiled LIVM libraries, you can simply set

If your vendor supplies UVM source code and/or pre-compiled UVM libraries, you can simply set UVM\_HOME, UVM\_LIB accordingly.

If you have a writable installation of the UVMC kit, you can compile the libraries and examples directly within the UVMC tree. In this case, you only need to specify the UVMC\_HOME environment variable and UVMC\_LIB will automatically defined to point under there.

Alternatively, you can point UVMC\_HOME, UVM\_HOME to "read-only" areas and compile either or both libraries to your own areas by setting UVMC\_LIB and/or UVM\_LIB.

For example, here is the simplest recommended way to set up your ENV for the Questa environment,

1.12 Keep it simple

It is possible to override the environment variable settings via Makefile arguments of the same name. This is not recommended because it will be easy to inadvertently compile libraries and examples using different paths.

See the section Mind your ENV for additional suggestions on how to create reusable scripts to set up your environment in a consistent way.

## 1.14 2. Compiling Libraries

Compiled UVM and UVMC libraries are required before you can run the examples. Compilation is done separately from the examples in accordance with standard practice.

Assuming you've set your ENV vars to use pre-existing UVM libriares as recommend above and you've also set your UVMC\_HOME to your UVMC installation area and UVMC\_LIB to target library area as recommended above, then, to build both 32 and 64 bit libraries simply do the following,

```
make -f $UVMC_HOME/lib/Makefile.<vendor tool> uvmc # Makes 32 and 64 bit libs
```

where *vendor tool* is one of "questa", "vcs", or "ius".

A couple of other options,

```
# Remove all target compiled library directories
make -f $UVMC_HOME/lib/Makefile.<vendor tool> clean
# Print out detailed help information
make -f $UVMC_HOME/lib/Makefile.<vendor tool> help
# Build 64 bit library only
make -f $UVMC_HOME/lib/Makefile.<vendor tool> uvmc64
```

#### 1.15 3. Running a UVMC example

All examples can be found in the \$UVMC\_HOME/examples directory.

In each of the examples below assume the command *make* is replaced with *make -f Makefile*.<*vendor tool>* as explained above. Alternatively you can just change the *Makefile* links you see in each example directory to point to your vendor's Makefile. By default, the *Makefile* links initially point to *Makefile.questa*.

After following steps above to set up your ENV and compile your UVMC library, it is recommended that you make first a local copy of the examples directory,

```
cp -p -R $UVMC_HOME/examples .
```

Let's now run the *phasing* example test under *examples/commands*,

```
cd examples/commands
make phasing # Runs actual simulation of 'phasing' test.
```

All other examples in the suite follow a similar pattern.

1.13 1. ENV setup 6

See <u>About the examples</u> for a detailed description of all flavors of examples available. The rest of this document also goes into considerable detail about them for each category.

Other options,

```
make help  # Prints out help message for running tests.
make all  # Runs all tests under particular examples/<category>/ directory.
make clean # Cleans out all generated simulation db files from previous runs.
```

You can also combine targets in one command line,

```
make clean phasing
```

#### 1.16 Limitations

#### 1.17 SV TLM Limitations

TLM2 features not fully implemented in UVM

- Transport debug interface tlm\_transport\_dbg\_if
- Direct member interface tlm\_fw\_direct\_mem\_if, tlm\_bw\_direct\_mem\_if
- Core initiator and target sockets UVM provides sockets that provide blocking or non-blocking transport, but not both.
- Quantum keeper
- Payload event queue
- Instance-specific extensions

Should your SC models rely on SV-side implementation of these interfaces, further adaptation may be required to achieve successful interoperability.

There are also several limitations in the current UVM implementation.

- The core sockets in standard TLM2, <code>tlm\_initiator\_socket</code> and <code>tlm\_target\_socket</code>, have no direct counterpart in UVM SV. The standard defines initiator and target sockets that use/implement both the b\_transport and nb\_transport interfaces. UVM defines sockets that implement either blocking or non-blocking but not both. UVM Connect will still allow connections from SC initiator sockets to SV target UVM sockets, but a run-time fatal error will occur if a blocking call is made to a non-blocking UVM socket (e.g. uvm\_tlm\_nb\_target\_socket) or a non-blocking call is made to a blocking UVM socket (e.g. uvm\_tlm\_b\_target\_socket). Refer to Mantis 3682 (<a href="http://www.eda.org/svdb/view.php?id=3682">http://www.eda.org/svdb/view.php?id=3682</a>)
- The *uvm\_tlm\_generic\_payload* needs several fixes. Refer to (<a href="http://www.eda.org/svdb/view.php?id=3983">http://www.eda.org/svdb/view.php?id=3983</a>)
- UVM does not fully implement TLM1 non-blocking interfaces. The *ok\_to\_put*, *ok\_to\_get*, and *ok\_to\_peek* methods are defined in the standard to return an event that is triggered once the non-blocking port is able to complete a put, get, or peek operation, respectively. Calls to these interface methods by connected SC-side ports will produce a run-time error and return an event that will never trigger.

## 1.18 Starting SC & SV

Issues associated with starting SystemC and SystemVerilog

SystemC typically elaborates and begins simulation before SystemVerilog has completed elaboration. If the SC side attempts to communicate with SystemVerilog too early, you may get run-time errors or undefined behavior. SC-side ports that are bound to SV-side exports or imps are especially vulnerable to this condition. UVM Connect tries to prevent this from happening in two different ways:

- All UVM Command functions block until SV is ready
- All SC-side calls to TLM ports that are registered for connection across the language boundary will block until its cross-language connection is made.

The implication is that UVMC TLM and Command calls must be made from an SC thread process.

## 1.19 About the examples

The examples included in this kit show how UVMC can be used to integrate IP in a mixed SC and SV environment, without modifying existing IP.

Before attempting to run the examples, be sure to review the <u>Quickstart 1-2-3 to running examples</u> section. Check for support for your platform, confirm that the UVM and UVMC libraries are compiled, and make sure your environment variables are set properly.

### 1.20 Categories

The UVM Connect kit provides examples in 6 major categories--connections, converters, field type support, UVM commands, XLerated connections, config extensions.

Connections	Shows how to establish TLM connections across the language boundary. If you are not using the TLM generic payload transaction type, you will also need to define a converter for your
Conventors	transaction. See Connection Examples  Provides every less of writing (or generating) transaction converters. See Converter Every less
Converters	Provides examples of writing (or generating) transaction converters. See <u>Converter Examples</u>
Field Types	Shows how to pack/unpack each data type that can be declared members (properties, or fields)
	of your transaction. See <u>Type-Support Examples</u>
	Demonstrates use of the UVM Command API for accessing and controlling UVM simulation
UVM	from SystemC. For example, you can set configuration, override the factory, issue reports,
Commands	and control phase progression from outside SV using this API. See <u>UVM Command</u>
	<u>Examples</u>
	Similar to connections but shows usage of the "fast packer" type converters that can be used
XLerated	with passing TLM generic payloads (TLM GPs) over UVM TLM-2 and SystemC TLM-2.0
Connections	socket connections when support for unlimited payloads and improved performance is
	desired. See <u>Fast packer converters</u> .
Config extensions	Demonstrates use of configuration extensions to TLM 2.0 generic payloads (TLM GPs) to
	convey static configuration info or sideband information that can accompany a TLM GP. See
	Configuration extensions.

# 1.21 More details about compiling libraries and running examples

This section describes more about how to run the examples included in this kit.

#### 1.22 Mind your ENV

It is important that you consistently set the values for UVM\_HOME and UVMC\_HOME for compiling and running examples and for compiling the libraries themselves. The best way to ensure this is to define the environment variables once, perhaps using a shell script or .cshrc file.

```
# Setting required UVM and UVMC environment variables...
source my_uvmc_setup.sh

cd $UVMC_HOME/lib
make clean all

cd ../examples/commands
make all
cd ../converters
make all
```

## 1.23 <u>Using "ambient" gcc/ g++ compilers</u>

By default all of the tests for Questa simulator assume \$UVM\_LIB, \$UVMC\_LIB point to one of the Questa pre-built libraries under \$QUESTA\_HOME. If you wish to point to your own \$UVMC\_LIB and/or want to use something other than the Questa default gcc compiler, this is well supported in the example Makefiles.

You can simply override the setting for \$(USE\_AMBIENT\_GCC) to have a value of 'yes' rather than the default of 'no'. If set to 'yes', the test will use whatever gcc/g++ is found in the shell environment (i.e. the "ambient gcc") rather than using Questa default gcc for that particular Questa release. This provides extra flexibility to retarget which compiler to use.

To use this override for example, first build the library itself,

```
cd $UVMC_HOME/lib
unset UVMC_LIB; \
  gmake -f Makefile.questa BITS=64 clean uvmc_for_ambient_gcc_only
```

Then run your examples as follows,

```
cd ../examples/commands
make USE_AMBIENT_GCC=yes all
cd ../converters
make USE_AMBIENT_GCC=yes all
...
```

#### 1.24 Environment setup template script

If you would like further guidance on a good template script that can be used for environment setups, this section details a template for environment setups that will work for all examples in included in this package

and can even be used when building special target libraries, using different vendor simulators. Additionally it can be used as part of an automated procedure to regression test all the package examples (see <u>Running all the examples as a regression test</u> section below).

In each of the example test directories as well as in the \$UVMC\_HOME/lib/ you'll see a local *Env.script* present. You can run the tests in that individual directory by just manually sourcing the Env.script. This is an alternative technique to setting up the environment on your own as was detailed in the <u>Quickstart 1-2-3 to running examples</u> section above.

If you do choose the Env.script method, you'll notice each Env.script identifies the tools it needs by setting *env\_\** variables that act as "switches" to identify which tools that test needs then sourcing a master *.toolsrc* script as shown here in a sample *Env.script*,

```
#Choose one of these (but not all 3):
setenv env_questa  # Mentor Questa setup
#setenv env_vcs  # Synopsys VCS setup
#setenv env_ius  # Cadence IUS setup

setenv env_uvm  # UVM_HOME setup

setenv env_sysc  # OSCI SystemC
setenv env_vista  # Vista SystemC

# $DEMO_ROOT must be set to a directory containing .toolsrc
# customized to your tool's environment
# Example: setenv DEMO_ROOT $UVMC_HOME/examples/.toolsrc
if($?DEMO_ROOT) source $DEMO_ROOT/.toolsrc
```

The Env.script references a "master" .toolsrc env setup file by referencing the env variable *DEMO\_ROOT*. So simply set this variable to a directory containing a .toolsrc that has been suitably customized for your site.

You will find a well tested template \$UVMC\_HOME/examples/.toolsrc that can be customized to your site settings for the required tool environments mentioned above. Simply search for the pattern, **SITE SPECIFIC** and change the variables enclosed by those blocks to your specific site settings.

## 1.25 Other options for compiling libraries

For building libraries for your specific vendor, here are the common targets which you'll see printed out from the "make help" command when executing in \$UVMC HOME/lib/Makefile.<vendor tool>.

In all cases below assume 'make <target>' really means,

```
make -f $UVMC_HOME/lib/Makefile.<vendor tool> <target>
```

For example to print help using 'questa' vendor Makefile,

```
make -f $UVMC_HOME/lib/Makefile.questa help
```

You can combine targets to build more than one library.

```
make uvmc # makes both uvmc32 and uvmc64
make uvmc32 # make UVM Connect (uvmc pkg) 32b
```

```
make uvmc64 # make UVM Connect (uvmc_pkg) 64b
```

To build a custom UVM, override the built-in library distributed with Questa, specify one or more of the following targets **before** any of the uvmc targets above. You must define UVM\_HOME when using these targets.

The recommended usage is to build 32/64-bit libraries for UVM Connect, using a built-in UVM from your vendor,

```
make uvmc
```

Here's an alternate usage example for building 64 bit libraries for both UVM and UVM-Connect,

```
make uvm64 uvmc64 UVM_HOME=<path-to-UVM-source>
```

Presently, the Makefiles are written for compilation on Linux platforms. Future releases may provide make targets for Windows compilation, subject to simulator support for that platform.

### 1.26 Running the examples outside the install tree:

To run the examples outside the UVMC\_HOME install tree, all four environment variables must be defined either as environment variables or via the *make* command line. See <u>Quickstart 1-2-3 to running examples</u> for details.

Each example directory relies on a master common Makefile in the *examples/common* directory. Copy the entire examples directory from the install location into a local, writable area, perhaps in your HOME directory or a shared workspace. Then *cd* to any subdirectory and run *make* as before, for example,

```
cp -p -R \UVMC_HOME/examples . cd examples/commands make phasing # Runs actual simulation of 'phasing' example test.
```

#### 1.27 Running all the examples as a regression test

If you would like to set up a simple regression harness to run the entire suite of UVMC examples that comes with the package please see the section entitled <u>Regression testing</u> below. That section goes into considerable detail on environment setups that will work for all examples in included in this package and can be used to drive automated regression test procedure.

#### 1.28 Support for alternative simulator engines

## 1.29 Compiling Standalone SystemC Libraries

In addition to support for native Questa (and VCS and IUS) compiled SV and SystemC libraries, support was also added for standalone libraries that can be used with alterate *SystemC-only* engines, namely OSCI SystemC and Mentor Vista SystemC.

Even Questa can be used with a standalone library for *SystemC-only* use models of UVM-Connect (see <u>Release Notes - UVM Connect</u> about support for SC <-> SC peer UVM-Connect'ions).

You will find special Makefile's for the standalone libraries here,

```
$UVMC_HOME/lib/
Makefile.uvmc_sysc_standalone_questa
Makefile.uvmc_sysc_standalone_osci
Makefile.uvmc_sysc_standalone_vista
```

These each build a library called **uvmc.so** which can be directly linked into the Questa, OSCI SystemC or Vista SystemC kernel programs respectively.

NOTE: For the case of OSCI and Vista this assumes SV-UVM is not even being used. In fact, the SV-UVM infrastructure is completely removed from these libraries. They only support peer SC <-> SC UVM-Connect'ions for these use models.

To build each of these libraries first, make sure you properly set up your normal OSCI SystemC or Vista environments (with appropriate gcc or vista\_g++ env setup as well).

For further guidance on a good .toolsrc template script that can be used for alternate SystemC simulator environment setups, please see the section entitled <a href="Environment setup">Environment setup</a> template script earlier in this chapter.

That section goes into considerable detail on environment setups that can be used when building special target libraries. You'll find a good customizeable .toolsrc template under the \$UVMC\_HOME/lib directory.

It is important to make sure the correct \$UVMC\_BUILD\_PLATFORM is set depending on which gcc you're using and 32 vs 64 bit builds (again see .toolsrc template for guidance).

Assuming you've made the documented adjustments to your .toolsrc template described in the section for native vendor simulator, OSCI SystemC, and/or Vista SystemC environments (with appropriate gcc/g++ or  $vista\_g++$  env setup as well), you can now follow this procedure to build the standalone libraries,

```
setenv MTI_VCO_MODE 64 # for 64 bit platforms, or '32' for 32 bit platforms

cd $UVMC_HOME/lib/
source Env.script # Which references the pre-customized .toolsrc template

# For Questa SystemC standalone lib ...
gmake -f Makefile.uvmc_sysc_standalone
# For OSCI SystemC standalone lib ...
gmake -f Makefile.uvmc_sysc_standalone_osci
# For Vista SystemC standalone lib ...
qmake -f Makefile.uvmc_sysc_standalone_vista
```

**NOTE:** You can continue to use the default way of building UVMC libraries for Questa (or VCS or IUS) SystemC+SV-UVM applications. Standalone libraries are *not* needed in this case and the builds of them do not interfere with the "normal" way of building UVM-Connect libraries.

You will see the resulting libraries placed in the following directories,

```
lib/
  questa/
  <platform dir>/
```

```
osci/
  <platform dir>/
vista/
  <platform dir>/
```

The *<platform dir>/* areas are directory names formed by the setting of \$UVMC\_BUILD\_PLATFORM which has a naming convention that accounts for 32 vs. 64 bit and what GNU *gcc/g++* version is used.

#### 1.30 References

A partial list of sources for information on SystemC, SystemVerilog, UVM, and related topics

- [1] Standard SystemC Language Reference Manual; IEEE 1666-2011, March 8, 2011. http://standards.ieee.org-/getieee-/1666-/download-/1666-2011.pdf
- [2] IEEE Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language; IEEE 1800-2009; December 11, 2009
- [3] OSCI TLM 2.0 Language Reference Manual, version TLM 2.0.1, Document JA32; copyright Open SystemC Initiative, July 2009 (absorbed into [1] above)
- [4] Universal Verification Methodology (UVM) Accellera; http://www.accellera.org/activities/vip
- [5] Verification Academy <a href="http://verificationacademy.com">http://verificationacademy.com</a>
- [6] UVM Cookbook http://verificationacademv.com/uvm-ovm
- [7] UVM World <a href="http://uvmworld.com">http://uvmworld.com</a>
- [8] "Are UVM/OVM Macros Evil? A Cost-Benefit Analysis"; DVCon 2011, Feb 2011. http://verificationacademy.com-/uvm-ovm-/MacroCostBenefit

#### 1.31 Copyright

```
//----//
   Copyright 2023 Siemens EDA
//
                                                     //
//
  Licensed under the Apache License, Version 2.0 (the
//
  "License"); you may not use this file except in
                                                    //
//
   compliance with the License. You may obtain a copy of //
//
   the License at
                                                    //
//
                                                     //
//
       http://www.apache.org/licenses/LICENSE-2.0
                                                    //
   Unless required by applicable law or agreed to in
//
  writing, software distributed under the License is
                                                     //
  distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
// CONDITIONS OF ANY KIND, either express or implied. //
                                                    //
// See the License for the specific language governing
// permissions and limitations under the License.
```

1.30 References

## 2 Release Notes - UVM Connect

These notes provide information about version updates, bugfixes, known issues, changes to supported platforms, etc. Updates and changes made prior to public release are not included.

#### 2.1 <u>UVM Connect v2. 3.3 - July 2023</u>

```
7-21-23: Enhanced 4-phase connection support
M src/connect/sc/uvmc_channels.h
M src/connect/sc/uvmc_common.cpp
M src/connect/sc/uvmc_common.h
M src/connect/sc/uvmc_ports.cpp
M src/connect/sc/uvmc_ports.h
M src/connect/sc/uvmc_xl_converter.cpp
M src/connect/sv/uvmc_common.sv
M src/connect/sv/uvmc_tlm2.sv
```

• Added support for better compliance of TLM-2.0 specification for the 4-phase transactions of the TLM-2.0 base protocol.

```
A src/connect/sc/uvmc_tlm_gp_mm.cpp
A src/connect/sc/uvmc_tlm_gp_mm.h
A src/connect/sc/uvmc_trans_mm.cpp
A src/connect/sc/uvmc_trans_mm.h
```

• Added new dedicated, more efficient memory management support for TLM GP transactions and uvmc\_xl\_config objects

```
7-21-23: Improved compile option for sanity checks
M src/connect/sv/uvmc_xl_converter.svh
```

• Improved sanity checks that happen in *class uvmc\_xl\_converter* when the compile-time *UVMC\_XL\_CONV\_CHECK\_SANITY* switch is enabled.

```
7-21-23: Added support for cloning uvmc_xl_config objects
M src/connect/sc/uvmc_xl_config.cpp
```

• Changed the *uvmc\_xl\_config\_base::clone()* function from being unsupported to actually creating a cloned object as it was intended.

# 2.2 <u>Enhanced support 4-phase transactions and the TLM-2. 0</u> base protocol

The uvmc-2.3.3 release adds better support for the semantics of the TLM-2.0 base protocol and how it is used in the context of 4-phase transactions.

Please see the section <u>4-phase connections</u> for details on this.

#### 2.3 UVM Connect v2. 3.2 - Nov 2019

```
11-2-19: Updates after VCS, UVM-1.2 testing; UVM-Connect forum feedbabck

M examples/config_exts/common/producer_loopback_dual_ports.svh

M examples/config_exts/common/producer_loopback.svh
```

• Changed gp.clear\_extension( configExt ) to gp.clear\_extensions() due to apparent problem with how UVM TLM GP extensions are cleared in UVM library.

```
A examples/osci_tests/
```

Added new examples/osci\_tests/ suite for testing on OSCI SystemC 2.3.2

```
M examples/commands/ex_config.cpp
M examples/commands/ex_factory.cpp
M examples/commands/ex_phase_control.cpp
M examples/commands/ex_print_topology.cpp
M examples/commands/ex_reporting.cpp
```

• Changed top module naming to match instance labels rather than module name in better accordance with convention.

```
M examples/*/gold/*
```

• General Improvements to gold file filtering and associated updates to gold files.

```
M examples/commands/run_questa
M examples/connections/run_questa
M examples/converters/run_questa
M examples/field_types/run_questa
```

• Simplification of basic go\_nogo test 'run\_questa' script to simply use Questa UVM and UVMC pre-built libraries and default gcc compiler.

```
M examples/common/Makefile.questa
M examples/converters/Makefile.questa
```

Added fixes for new USE\_AMBIENT\_GCC usage mode. The purpose here is to distinguish between
Questa compile/run use models to either depend on default GCC version and pre-built UVM and
UVMC libraries for native Questa release, or, to override the GCC version some supported version
different from the default one, and to override UVMC library to be one that is explicitly built up
outside the Questa install area rather than the pre-built one.

"Ambient gcc" refers to the gcc/g++ found in the shell environment (i.e. stipulated by \$PATH variable) rather than Questa's default gcc/g++.

```
M examples/common/Makefile.vcs
```

• Updates and cleanups after qualifying UVMC examples/ on VCS L-2016.06

```
M examples/connections/common/producer2.sv M examples/connections/common/producer.sv
```

```
M examples/connections/common/scoreboard.sv
M lib/Makefile.uvmc_sysc_standalone
M src/connect/sv/uvmc_commands.sv
```

- Updates, fixes after qualification on UVM-1.2.
- Fixes to examples to make compatible with UVM-1.2. raise\_objection() and drop\_objection() methods of phase objects cannot be called unless it is pre-determined that that phase is not yet done.
- For uvmc\_commands.sv the way of calling the report() function with specific severities had to be made more rigid with stronger type checking in the case of uvm-1.2 usage vs uvm-1.1d.

```
M lib/.toolsrc
```

• Brought .toolsrc template settings up to date. This is the helper script referenced in each of the Env.script ENV setup files for each test.

```
M src/connect/sc/uvmc_tlm_gp_converter.cpp
M src/connect/sc/uvmc_xl_converter.cpp
```

- Improvements in response to input from users on UVM-Connect forum of Verification Academy
- Replaced use of std::map with std::set to avoid memory leak for VCS\_OR\_NCSC mode. The logic for the duplicated\_storage\_map was causing map entries to grow without bound and not be trimmed after entries were done being used.
- Cleaned up manner of handling VCS vendor-specific way of copying data payloads to/from C "chandles". For newer versions of VCS this logic broke. New VCS way of handling vendor-specific data representation is now more straightforward and consistent with other vendors.

```
M src/connect/sv/uvmc_converter.svh
M src/connect/sv/uvmc_xl_converter.svh
```

- Changed optimization in the "fast packer" converters to check for !t.is\_read() rather than the former t.is\_write(). This allows for usage of the TLM\_IGNORE\_COMMAND command type in conjunction with fast packers which proves to useful in certain usage scenarios.
- This optimization was put in in the first place because fast packers take great care to avoid extra data copies of payloads, byte enables, etc. where not necessary.

```
=+= 9-7-19: UVM-Connect misc fixes, improvements.

M src/connect/sc/uvmc_channels.h
```

• Fix from Bugzilla 77644 to play const\_cast trick for non const

- Modifications to UVMC build scripts to add SNPS Virtualizer support
- Upgraded OSCI libraries to support for SystemC 2.3.2

```
=+= 4-4-18: Improvements to UVM-Connect library
```

```
M xl_uvmc/uvmc-2.3/src/connect/sc/uvmc_xl_config.cpp
M xl_uvmc/uvmc-2.3/src/connect/sc/uvmc_xl_config.h
M xl_uvmc/xl-uvmc-2.3/src/connect/sc/uvmc_xl_config.cpp
M xl_uvmc/xl-uvmc-2.3/src/connect/sc/uvmc_xl_config.h
```

- Documentation improvements
- Efficiency improvements to get\_partsel\_bit(), put\_partsel\_bit() functions in class uvmc\_xl\_config.
- Fixes so that both static and sideband config payloads can be independently overriden with external payload storage. And that the deletion operators are made cognizant of this option.

• Added new UVM example and documentation section showing technique to create 2 instances of UVM TLM target ports each with their own dedicated b\_transport() callbacks.

- Added new test for checking UVMC connections in 2 directions as received from user on UVMC forum on Verification Academy
- Fixed up UVMC and XL-UVMC regressions so that they can easily be run recursively in root area using test\_drive.csh methodology as is deployed under examples/xl\_vip/Makefile. This required tweaks of the UVMC env scripts and some other minor adjustments to Makefile's.

- Fixed bug as received from user on UVMC forum on Verification Academy where masking and checking for compatible port connections was not being done correctly. See changes above for new regression test added to examples/converters/ to test for this issue.
- Fixed issue found in uvmc\_tlm2.sv where nb\_transport\_fw,bw() calls were not properly checking return status for UVM\_TLM\_COMPLETED.

```
M uvmc-2.3/src/connect/sc/uvmc_connect.cpp
M xl-uvmc-2.3/src/connect/sc/uvmc_connect.cpp
```

• Fixed bug from user on UVMC forum where 'filename' was being incorrectly referenced as 'file' in error message.

M x1-uvmc-2.3/src/connect/sc/uvmc\_export\_stubs.cpp

## 2.4 <u>UVM Connect v2. 3.1 - May 2015</u>

Notes for release v2.3.1

## 2.5 Feature summary

Added 'run\_questa' scripts in several of the examples/ tests to illustrate quickly to users how to
compile UVMC libraries and run examples as an alternative flow to the 'Makefile' driven flow
documented in the <u>Quickstart 1-2-3 to running examples</u> section of the UVMC documentation
package.

## 2.6 Bugzilla fixes

- 37689: Set byte\_enable ptr to NULL if byte\_en\_length is zero
- 77177: SC compile error on UVMC TLM1 transport connections
- 77205: Indexing bug in uvmc\_packer ::pack\_sc\_bv\_base()
- 77457: UVMC package compile error when UVM package compiled with +define+UVM\_NO\_DEPRECATED
- 77644: UVM Connect needs wait() before first peek()
- 77720: Customer reports that unqualified references to int64 and uint64 in UVM-Connect clash with customer defined typedefs

#### 2.7 UVM Connect v2. 3.0 - March 2015

Notes for release v2.3.0

#### 2.8 Feature summary

This *uvmc-2.3.0*/ library is a variation of the original *uvmc-2.2*/ library that has had the following additional features added:

- Support for "fast packers"
- Support for SC <-> SC peer UVM-Connect'ions
- Support for SystemC standalone libraries
- Support for "configuration extensions"
- Support for order-independent rendezvous

#### 2.9 Support for "fast packers"

The uvmc-2.3.0 release adds support for "fast packers" for the specific case of passing TLM generic payloads (class uvm\_tlm\_generic\_payload) across UVM-Connect'ed sockets.

These "fast packers" add two features,

- Improved performance
- Support for TLM generic payloads with no fixed limitations on data payload sizes (i.e. unlimited data payloads)

There are two flavors of fast packers,

```
    class uvmc_xl_converter
    class uvmc_tlm_gp_converter
```

The two new classes have both been enhanced for better performance than the default packers, and both support unlimited payloads. But there are slightly differing semantics for each of the two.

- The class <a href="https://www.com/wrter">www.com/wrter</a> conforms in the strictest sense to the required semantics of the <a href="https://www.com/com/wrter">TLM-2.0 base protocol</a> specifically with respect to <a href="modifiability of attributes">modifiability of attributes</a> (see IEEE 1666-2011 section on TLM-2.0 base protocol), and thus does not indiscriminately transfer all fields of the generic payload in both directions across the language boundary. Rather it decides, depending on the mode of the transaction (<a href="mailto:READ">READ</a> or <a href="mailto:WRITE">WRITE</a>), and whether it is being transferred along the <a href="mailto:forward">forward</a>, <a href="mailto:backward">backward</a>, or <a href="mailto:return">return</a> paths, which fields to transfer and which to leave alone.
- The class uvmc\_tlm\_gp\_converter has the same features of unlimited payload size and efficient data payload passing techniques that use "C assist" and "pass by reference" that version #1 above does, but it is unconditionally transferring all fields of the generic payload along all paths without regard to modifiability of attributes which is more semantically compatible with the slower, size limited default packer.
- For the packers themselves see,

```
src/connect/
sc/uvmc_tlm_gp_converter.*
sc/uvmc_xl_converter.*
sv/uvmc_converter.svh
sv/uvmc_xl_converter.svh
```

- Specifically see sc/uvmc\_tlm\_gp\_converter.h for an explanation of when you would want to use class uvmc\_tlm\_gp\_converter vs. class uvmc\_xl\_converter.
- For examples that use them see

examples/xlerate.connections/Makefile

## 2.10 Support for SC <-> SC peer UVM-Connect'ions

Previously support for SC <-> SC peer UVM-Connect'ions did not exist but was added to allow SystemC applications to create UVM-Connect'ions without knowing apriori whether the opposite endpoint will be in a SystemC model or an SV-UVM model. It also provides a very easy, intuitive way to bind SystemC TLM-2.0 ports and let the overloaded variations of the **uvmc\_connect()** function automatically figure out whether they are <u>initiator port</u> or <u>target export</u> bindings. Just pass the port and the ID string and Presto! UVM-Connect figures out the rest!

## 2.11 Support for SystemC standalone libraries

In addition to support for native Questa (and VCS and IUS) compiled SystemC libraries, support was also added for standalone libraries that can be used with OSCI SystemC and Vista SystemC.

You will find special Makefile's for the standalone libraries here,

```
lib/
   Makefile.uvmc_sysc_standalone_questa
   Makefile.uvmc_sysc_standalone_osci
   Makefile.uvmc_sysc_standalone_vista
```

These each build a library called **uvmc.so** which can be directly linked into the Questa, OSCI SystemC or Vista SystemC kernel program respectively.

NOTE: For the case of OSCI and Vista this assumes SV-UVM is not even being used. In fact, the SV-UVM infrastructure is completely removed from these libraries. They only support peer SC <-> SC UVM-Connect'ions for these use models.

See <u>Compiling Standalone SystemC Libraries</u> in the main *UVM Connect->Introduction* section for more info on how to build these standalone libraries.

## 2.12 Support for "configuration extensions"

Configuration extensions are <u>ignorable extensions</u> (in the sense of TLM-2.0 generic payloads) that can be used to pass configurations which accompany generic payloads that travel from TLM-2.0 initiators to targets.

The UVMC config extension base class **uvmc\_xl\_config** contains a simple abstraction of a set <u>configuration</u> <u>registers</u> that can act as shadows of the associated configuration register set one might find in the target model.

There are two types of configuration extensions that are handled by **class uvmc\_xl\_config**,

#### 1. Static configuration register

- Static configurations are sent as separate dedicated transactions to update configuration register sets on the target side of the connection.
- Static configs can be used for configuring things that don't change often such as UART baud rate, AXI randomized wait state bounds and cross channel latencies.

#### 2. Sideband configuration register

- Sideband configurations are unconditionally sent with each and every generic payload transaction along the forward path to the target.
- These should be used for things that typically change as frequently as every transaction such as tid's for AXI transactions, tags for Wishbone transactions, etc.

NOTE: The **class uvmc\_xl\_config** TLM GP extension is designed to be used **only** with TLM GPs passed to the **class uvmc\_xl\_converter** fast packer described above. You can attach them to TLM GPs that use other packers but the extension itself may not accompany the TLM GP across the TLM channel in that case (certainly not for UVMC default converters or **class uvmc\_tlm\_gp\_converter** fast packers).

For the config extensions themselves see,

```
src/connect/
sc/uvmc_xl_config.*
sv/uvmc_xl_config.svh
```

#### 2.13 Support for order-independent rendezvous

The uvmc-2.3.0 release has been enhanced to allow for *order-independent rendezvous* of TLM port connections. There is now a more relaxed dependency on the ordering between when an SV-side peer uvmc\_connect()'s its port and when the SC-side peer does so. Same applies for SystemC peer-to-peer UVM-Connect'ions.

This allows more flexibly for "late bindings" of UVM-Connect'ions. Only requirement is that no transaction communication is done on any cross-language port that has not been bound. An error will occur if any such attempts are prematurely made before all peers have connected.

## 2.14 <u>UVM Connect v2. 2 - August 2012</u>

Notes for release v2.2.

• OVM Support. You can now compile UVM Connect to work with OVM 2.1.1 or greater. Compile libraries with OVM=1

```
cd $UVMC_HOME/lib
make -f Makefile.<tool> OVM=1 all
cd $UVMC_HOME/examples_ovm/connections
make -f Makefile.<tool> sv2sc
```

See <Using with OVM> for details.

- Added support for two other vendors' simulators (UVM only).
- Added ability to set stack size for SC background processes used to make blocking calls on behalf of SV initiators.
- Refactored internal implementation for efficiency
- Improved some messages.
- Removed registration of both lookup string and port hierarchical name. Only one will ever be used. So, if lookup string provided, that is what is used to match against other ports. Otherwise, the port's full name is registered as the lookup string.
- Removed inclusion of Questa-specific libraries to reduce size of distribution. Compiling UVM Connect is quick and straight-forward no matter what simulator you are using. See <Compiling Libraries> for how to compile the UVM (or OVM) and UVM Connect libraries.

#### 2.15 <u>UVM Connect v2. 1.4 - February 2012</u>

Notes for release v2.1.4.

Key additions to this release include

- Improved TLM2 support
- More comprehensive User Guide with supporting examples, all documented
- Support for hierarchical connections, i.e. wrapping foreign models and promoting their TLM connections to native TLM ports using UVM Connect.
- Additional examples, reorganized. All examples are found in \$UVMC\_HOME/examples. See the <a href="Overview">Overview</a> page in the online documentation for information on running the examples included in this kit.

• HTML documentation added.

While the kit is intended to work with all three simulators, correct operation on other simulators has not been verified.

#### 2.15.1 Version requirements

UVM 1.1a see <u>Overview</u> for instructions on enabling earlier versions Questa 10.1 see <u>Overview</u> for minor restrictions for use with 10.0c or later.

```
//----//
//
  Copyright 2023 Siemens EDA
                                                   //
//
                                                   //
  Licensed under the Apache License, Version 2.0 (the
//
  "License"); you may not use this file except in
//
  compliance with the License. You may obtain a copy of //
//
                                                  //
//
   the License at
                                                   //
//
       http://www.apache.org/licenses/LICENSE-2.0
//
                                                   //
//
                                                   //
  Unless required by applicable law or agreed to in writing, software distributed under the License is
//
                                                 //
//
                                                   //
//
  distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
  CONDITIONS OF ANY KIND, either express or implied. //
  See the License for the specific language governing
//
                                                  //
// permissions and limitations under the License.
                                                   //
//-----//
```

## 3 TLM Review

This section provides a basic introduction to TLM ports, exports, interfaces, and sockets as well as basic rules for connecting them. See the <u>References</u> section for more in-depth materials, including the IEEE 1666-2011, the SystemC LRM that defines the TLM standard.

#### **3.1 Terms**

Definitions of terms used throughout this document.

SystemVerilog, or UVM in SystemVerilog. The context will make clear which. In figures,

UVM SV components are shown in blue.

SC SystemC. In figures, SC components are shown in yellow.

Functionality encapsulated by a class. A model is typically a subtypes (derived from) of sc module in SC and uvm component in SV. Although dynamic in nature, models deriving

model sc\_module in SC and uvm\_component in SV. Attnough dynamic in nature, models deriving from these classes are quasi-static; they are created during elaboration of the testbench and

continue to exist throughout simulation.

component Synonymous with *model*, above.

hierarchical

interface

component A model contains one or more models.

Transaction-Level Model. TLM models exchange information as objects, not the discrete

TLM signals or wires you see in RTL. Transactions abstract away the low-level RTL details in

exchange for speed and easier maintenance. To be reusable, TLM models should communicate

via standard TLM1 or TLM2 interfaces.

A class that defines one or more method prototypes but does not implement them. Classes

inheriting from an interface must implement the methods defined in the interface. TLM1 and TLM2 define several interfaces for transaction-level communication. Models that implement

an interface are referred to as targets.

SV only. Like an interface, except instead of providing an interface implementation through

imp inheritance, the *imp* is an object that provides an interface through delegation. It is a SV

workaround to lack of multiple inheritance.

An object that conveys (exports) an interface implementation from the child to the parent

export level. Exports can also be connected to other exports for purposes of promoting the interface

implementation as high in the model hierarchy as needed.

An object through which interface calls are made. A port is connected to the interface

port implementation via a combination of parent port-export-imp connections. Thus, calls to a port

in an initiator component end up calling the method implementations in the target component,

with neither the initiator nor target knowing about each other.

Who initiates requests and who services them dictates the control flow relationship between models.

A component that initiates transaction requests. Initiators typically contain at least one port or initiator\_socket.

target A component to which transaction requests are sent. Targets typically implement an interface (SC) or contain at an initiator\_socket or imp.

Who creates the transactions and who processes them dictate the data flow relationship between models.

producer A component that produces transactions.

consumer A component that consumes or executes transactions.

There are thus four combinations of control and data flow possible for any given TLM connection.

3 TLM Review 23

- *Initiator-producers* create transactions and send them out TLM ports or sockets.
- *Target-consumers* receive transactions from initiator-producers via TLM exports, interfaces, imps, or sockets. *Initiator-consumers* request transactions from target-producers via TLM ports or sockets.
- *Initiator-consumers* request transactions from connected *target-producers*. Although it does not use a standard TLM interface, the UVM driver is an example of a *initiator-consumer*.
- *Target-producers* create transactions upon request from *initiator-consumers*. Although not a component using standard TLM, the UVM sequencer is an example of a *target-producer*, accepting requests for transactions from the driver.

## 3.2 Context Independence

The purpose of TLM is to allow components to be self-contained, independent of the myriad ways they might be connected in a testbench. Likewise, connections should be not depend on the components' internal implementation details. The TLM standard defines the set of common interfaces and semantics required to make successful connections to independently developed components.


Provided the IP you intend to integrate has properly applied the principles of context independence and TLM connectivity, mixed-language interoperability with UVMC can be achieved with no modifications to the IP on either side of the language boundary.

The examples included in this kit reinforce these concepts. All examples are fully documented with diagrams, explanations, and code in hyperlinked HTML. Together they show you step-by-step how to integrate existing IP in a mixed SystemC / SystemVerilog environment.

#### 3.3 Ports

Ports are used to call interface methods implemented elsewhere.

- Ports are the "starting point" for communication by initiators
- The testbench developer (integrator) connects ports external to the owner of the port.
- Ports are depicted as square in diagrams



#### 3.3.1 SC Example

```
class producer : public sc_module
{
   sc_port<tlm_blocking_put_if<packet> > out; <--
   producer(sc_module_name nm) : out("out") {
      SC_THREAD(run);
   }
   void run() {</pre>
```

3.1 Terms 24

```
packet t;
...initialize/randomize packet...
out->put(t); <--
}
</pre>
```

#### **3.3.1.1 SV Example**

```
class producer extends uvm_component
{
  tlm_blocking_put_port #(packet) out; <--
    `uvm_component_utils(producer)

  function new (string name, uvm_component parent=null);
    super.new(name,parent);
    out = new("out", this);
    endfunction

virtual task run_phase (uvm_phase phase);
    packet t = packet::type_id::create("tr",this);
    t.randomize();
    `uvm_info("PRODUCER/PKT/SEND", t.sprint(),UVM_MEDIUM)
    out.put(t); <--
    endtask
};</pre>
```

## 3.4 Interfaces & Imps

An *interface* in SC and an *imp* in SV UVM are used to expose to the outside world an implementation of a standard TLM interface, which is a group of methods with predefined signatures and semantics. The interface is typically a small subset of a component's overall API. Thus, the TLM interface and imp minimize the coupling between components by exposing only the standard portion of its API.

- Imps/interfaces are "end points" in a network of port/export/interface connections
- Inteface methods are called via ports bound to the interface/imp, NOT directly
- Interfaces/imps are depicted as a circle in diagrams

#### 3.4.1 SC Example

In SC, target components inherit the interface & implement the interface's methods

```
some consumer initiator void put (const packet &t) {
}
```


3.3.1 SC Example 25

```
consumer(sc_module_name nm) { }

virtual void put(const packet &t) { <-- implementation
   cout << "Got packet: " << t << endl;
   wait(10,SC_NS);
  }
};</pre>
```

#### **3.4.1.1 SV Example**

In SV, target components provide an "imp" object for connecting to the outside world. The *imp* delegates to the interface implementations provided in the component.



# 3.5 Exports

Exports promote an interface (or imp) implementation from a child to its parent.

- Promotes (exports) interface implementations from a child (or self) up a level
- Internally bound to child export, imp / interface in c'tor
- Externally connected to port or parent export, but not required. (If no connection, no activity)
- Exports are depicted as circle in diagrams

#### 3.5.1 SC Example


Often, an SC component that implements an interface may provide that interface via an explicit export object, much like the *imp* provides an interface in SV. In this case, the SC Target binds its own interface implementation to the export. Then, a port can be connected directly to the export, e.g.

3.4.1 SC Example 26

prod.out.bind(cons.in);

```
some e consumer initiator void put (const packet & t) {
}
```

#### **3.5.1.1 SV Example**



```
class parent extends uvm_component;
  uvm_blocking_put_export #(packet) in;
  consumer cons;
  `uvm_component_utils(consumer)

function new(string name, uvm_component parent=null);
    super.new(name,parent);
    in = new("in", this);
  endfunction

function void build_phase(uvm_phase phase);
  cons=consumer::type_id::create("const",this);
  endfunction

function void connect_phase(uvm_phase phase);
```

3.5.1 SC Example 27

```
in.connect(consumer.in);
endfunction
endclass
```

# 3.6 Analysis


Analysis ports, exports, and imps are used to monitor transaction flow and help you debug your designs. Components emitting transactions out an analysis port are not necessarily the producers of those transactions. In all cases, components receiving transactions from an analysis connection do not execute them or modify them in any way.

#### 3.6.1 Analysis Ports

Analysis ports are a special kind of TLM port. They publish transactions to any number of listeners, including zero.

- Broadcasts ("publishes") to all connected targets ("subscribers")
- Transactions are read-only. Used for debug, scoreboards, etc.
- Usually does not require connection (SC\_ZERO\_OR\_MORE\_BOUND)
- Depicted as diamond in diagrams

#### **3.6.1.1 SC Example**



#### 3.6.1.2 Analysis Exports & Imps


Analysis exports and imps are subscribers to a TLM analysis port.

- Receives streams of transactions from connected publisher (e.g. monitor)
- Transactions are read-only, i.e. for debugging, scoreboarding, etc.

3.6 Analysis 28

- Like all exports and imps, does not typically require a connection
- Depicted as circle in diagrams

#### 3.6.1.3 SV Example



```
class scoreboard extends uvm_component;

uvm_analysis_imp #(packet,scoreboard) actual_in; <-- imp

`uvm_component_utils(scoreboard)

function new(string name, uvm_component parent=null);
    super.new(name,parent);
    actual_in = new("actual_in", this);
    ...
endfunction

virtual function void write(packet t); <-- called by actual_in packet exp;
   `uvm_info("SB/PKT/RECV",t.sprint(),UVM_MEDIUM)
   if (!expect_fifo.try_get(exp)) ...error
   if (!t.compare(exp)) ...error
endfunction
endclass</pre>
```

# 3.7 TLM Initiator Socket

Sockets are a convenient way to make TLM2 connections; in fact, most TLM2 connections are made with sockets, not individual interface connections.

- Can do blocking or non-blocking transport (usually one or the other)
- Default type is *tlm\_generic\_payload* with base protocol semantics
- Initiator must implement backward interface, unless a simple initiator socket is used (in tlm\_utils namespace)
- When driving an SV target, the *DMI* and *debug* interface calls will be ignored, as they are not implemented in SV.
- When driving an SC target from SV, the *DMI* and *debug* interfaces will not be called, so your SC models should not rely on them being called.
- Depicted as square with outward facing arrow

#### 3.7.1 SC Example



```
struct producer: public sc_module,
                 public tlm_bw_transport_if< >
  tlm::tlm_initiator_socket< > out; // default: tlm_gp
 producer (sc_module_name nm) : out("out") {
    out(*this); // bind bw intf to self
    SC_THREAD(fw_proc);
  // FORWARD PATH
  void fw_proc() {
    // produce tlm gp trans, then emit using...
   out->b_transport(t,del);
      *0r*
    out->nb_transport_fw(t,ph,del);
  // BACKWARD PATH
  virtual tlm_sync_enum nb_transport_bw(...) {
    ...coordinate with fw path, per protocol
  virtual void invalidate_direct_mem_ptr(...) {
    // Dummy implementation
};
```

# 3.8 TLM Target Socket

A component having a target socket receives transaction on its forward interface and, if non-blocking, sends responses to the initiator via the backward path.

Some other key aspects of target sockets include

- They implement both blocking or non-blocking transport interface, although the connected initiator typically uses one or the other.
- The default transaction type is the *tlm\_generic\_payload* executed with *TLM base protocol* semantics
- The target model must implement all of forward interface unless the simple target socket is used, in which case only those methods that are registered need to be implemented.
- Because UVM SV does not support the direct memory and debug interfaces, UVMC stubs these out. Attempts to use these interfaces by SV initiators will be ignored.
- Sockets are depicted in diagrams as a square with inward facing arrow.

3.7.1 SC Example 30



#### 3.8.1 SC example


```
struct consumer: public sc_module,
                 public tlm_fw_transport_if< > {
 tlm::tlm_target_socket< > in;
  consumer(sc_module_name nm) : in("in") {
   in.bind(*this); SC_THREAD(bw_proc);
  // FORWARD PATH
 void b_transport( packet& trans,sc_time& t ) {
   // fully execute request, modify args, return
  tlm sync enum nb transport fw(...) {
   // per protocol, update args as allowed, return
 bool get_direct_mem_ptr() { return FALSE; }
 unsigned int transport_dbg() { return 0; }
  // BACKWARD PATH
 void bw_proc() {
     ...coordinate with fw transport per protocol
    in->nb_transport_bw(trans,ph,delay);
};
```

# 3.9 Socket Connections

A socket is used to connect a forward and backward path between an initiator and target using a single *connect* or *bind* call. Although sockets support both blocking and non-blocking semantics, typically only one of them is in play for any given connection.


#### 3.9.1 Blocking Transport

- Initiator indirectly calls *b\_transport* in Target
- Initiator must not modify transaction; transaction contents invalid until b\_transport returns
- When *b\_transport* returns, transaction is complete with status/results
- Transaction can be reused in next *b\_transport* call



#### 3.9.1.1 Non-blocking Transport using Base Protocol

- Initiator starts request by calling *nb\_transport\_fw* in Target. Target returns with updated arguments.
- Target can call *nb\_transport\_bw* in Initiator at phase transitions. To provide Initiator updates; Initiator may respond via fw interface.
- Transaction contents, phase, & delay can change. Only certain fields in certain phases, according to base protocol rules.
- Transport calls continue back and forth until either returns transaction complete status. For efficiency, the same transaction handle is used throughout its execution.



# 3.10 Legal TLM Connections

TLM port connections are like Verilog module port connections except you're connecting interfaces not wires. Control and data flow through each TLM connection can be in opposite directions.

A successful connection requires a given pair of ports to agree on the interface and transaction types as well as the direction of control and data flow.

Ports can connect/bind to parent ports, sibling exports, and sibling interfaces/imps.

prod.port.bind(port|export|intf|imp)


Exports can connect/bind to child exports and child interfaces/imps.

Interfaces Interfaces in Systemc are pure virtual classes that are inherited by target. They are never on the


(SC) left-hand side of a bind or connect call.

Imps (SV) Imps in SV are implicitly bound to the parent in the parent's constructor. imp = new("name", this), where this is the parent. They are never on the left-hand side of a bind or connect call.

3.9.1 Blocking Transport



A connection is hierarchical when a port connects to a parent port or an export connects to a child export, interface, or imp. The following figure shows the legal port-export-imp-interface connections. Passthrough TLM sockets in SV UVM are used to make hierarchical socket connections.



# 3.11 TLM Generic Payload

TLM 2.0 defines a canonical transaction type, *tlm\_generic\_payload*, or *tlm\_gp* for short. TLM 2.0 also defines a base protocol for execution of the generic payload over standard initiator and target sockets.

When used together--tlm\_gp with the base protocol--interoperability potential is at its highest.

The TLM GP defines the following major fields.

command READ, WRITE, or IGNORE

address Base address

data Data buffer. An array of bytes data\_length Number of valid bytes in data buffer

response\_status OK, INCOMPLETE, GENERIC\_ERROR, ADDRESS\_ERROR, BURST\_ERROR, etc.

byte\_enable Byte-enable data buffer

 $byte\_enable\_lengthNumber\ of\ valid\ byte-enables\ buffer$ 

Between SystemC, UVM, and the UVMC libraries, the tlm generic payload transaction definitions and converters come pre-defined for you. You do not need to define converters for *tlm\_gp*. You can just connect and go!

# 3.12 TLM1 combination interfaces

TLM ports *require* a connection to an implementation of its interface type, while TLM exports, interfaces, and imps *provide* the implementation. As long as the provider provides *at least* the required interface, the connection is allowed.

In most connections, you will be connecting TLM ports that are typed to matching interfaces, e.g. a  $uvm\_tlm\_blocking\_put\_port \#(my\_trans)$  would be connected to a  $uvm\_tlm\_blocking\_put\_imp \#(my\_trans)$ , or in SC, an  $sc\_port < tlm\_blocking\_put\_if < my\_trans > >$  would be connected to a component implementing (inheriting)  $tlm\_blocking\_put\_if < my\_trans >$ .

To increase connection options for integrators, a VIP designer may opt to provide both the blocking and non-blocking interfaces, e.g. provide a *uvm\_tlm\_put\_imp #(my\_tras)*. Integrators may connect to this any of *uvm\_tlm\_blocking\_put\_port #(my\_trans)*, *uvm\_tlm\_nonblocking\_put\_port #(my\_trans)*, or of course *uvm\_tlm\_put\_port #(my\_trans)*.

As you will see in the chapter on <u>UVMC Connections</u>, the same options when making connections that cross the language boundary.

### 3.13 UVMC TLM Connections

Getting your SystemC TLM models and SystemVerilog UVM components talking to each other breaks down to two steps

- Define converters, if necessary
- Make connections

If you're not using the TLM generic payload, you must define compatible transaction classes in SV and SC and the converters to go between them. If the transactions and the components that use them are pre-existing, this task entails writing a custom converter class that not only packs and unpacks but adapts to the differences in member types, member number, and declaration order between the two classes.

If a transaction type pre-exists in one language but not the other, you would need to define the missing transaction type first, then define the converters to go between it and the original transaction. Try to define the class to match the existing definition as closely as possible.

In UVM, your transaction should extend uvm\_sequence\_item. It must implement the *do\_pack* and *do\_unpack* methods, or it must use the `*uvm\_field* macros (not recommended). The number, order, and manner of unpacking must be compatible with that for unpacking. Typically, one is the exact reverse of the other.

```
// the License at
//
//
// http://www.apache.org/licenses/LICENSE-2.0 //
//
// Unless required by applicable law or agreed to in //
// writing, software distributed under the License is //
// distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied. //
// See the License for the specific language governing //
// permissions and limitations under the License. //
//------//
```

# 4 Regression testing

# 4.1 Regression testing your UVMC examples

The following procedures show how to automatically regression test all the examples included in this package with a simple scheme that deploys recursive use of Makefiles applied from the root of the example tree. The same procedure can regression test all 3 vendor platforms, Questa, VCS, IUS.

# 4.2 Regression tree structure

The regression root defines a tree of tests.

Starting with the root, the tests are organized as a hierarchical structure of *tree branch node directories* and *leaf test directories*.

Each leaf test directory of the tree defines a specific unit test area where a given test or set of related tests sharing the same source code files are run.

And each branch node of the tree, including the regression root node itself, leads to other branch nodes, or leaf tests, or both.

Specifically for the UVM-Connect examples the *regression root* starts out at **\$UVMC\_HOME/examples/** and there are no branch nodes other than the regression root itself. Below the root node, there are 5 *leaf test directories*,

```
commands/
connections/
converters/
field_types/
xlerate.connections/
4phase.connections /
config_exts/
```

# 4.3 Running regression trees recursively

The entire regression tree structure is *fractal* in nature. Any branch node reachable from the *regression root node* has the same regression run semantics as the root itself. And every node or leaf test has a Makefile (for Questa, VCS, IUS) that completely self documents the procedures recursing to lower nodes or running the given tests.

And the Makefile format used here is intentionally kept very "bare-bones basic simple" by avoiding use of some of the fancier gmake constructs. Again the intention is to keep things simple, intuitive, readable, maintainable.

Each intermediate tree branch node contains a *Makefile*. <tool> (where <tool> can be *questa*, vcs, or ius) which documents the child branch nodes and/or leaf test nodes reachable from that node by defining a \$(DIRS) macro. For example in the \$UVMC\_HOME/examples/ regression tree root node, the Makefile looks like this,

#----

**All** branch node Makefile's have exactly the same look as that shown above.

Each tool specific Makefile drives the main branch node Makefile as you see here for example in *Makefile.questa*,

```
all compile build sim check clean:
   $(MAKE) MAKEFILE=Makefile.questa $0
```

So, again being fractal in nature, each tree branch node in effect defines its own miniature regression root which can be run on the spot and will recurse to all child nodes and eventually leaf tests. Simply execute the Makefile at that particular branch node and that will happen.

Notice the reference to **test\_drive.csh**. This is a generic drive script invokable from C-shell (csh) script that you will see placed at each regression root node that provides a structure for setting up the required environment of each leaf test and provides an option for generating a grep'pable PASSED/FAILED report (see topic below).

The **test\_drive.csh** simply has the following in it,

```
#!/bin/csh -f
cd $1;
grep -q DIRS Ma*
if ($status == "0") then
   echo "=+= ----- `pwd`"
   shift
   $*
else
   source Env.script
   shift.
   echo "Test Started: `date`"
   if ($status == "0") then
       echo "=+= Test PASSED `pwd`"
   else
       echo "=+= Test FAILED `pwd`"
   endif
   echo "Test Ended: `date`"
endif
```

so not much to it really. It was done that way on purpose! The intent was to avoid an "empire of scripts" for running regressions by keeping things fractal, atomic, simple throughout.

So the **test\_drive.csh** driver is what recurses through the regression tree all the way to the leaf test nodes.

No complex environment setup is required to run the Makefile's at each intermmediate tree branch node. This is because only leaf tests below the branch nodes are responsible for *self specifying* their own specific environment setup requirements via a C-shell (csh) script called **Env.script** explained below.

The only exception to the rule of "no environment setup" is that before running any of the branch node Makefile's, you need to define the following ENV var:

```
$DEMO_ROOT
```

• Be sure **\$DEMO\_ROOT** is set to point to a directory containing a proper **.toolsrc** file which is a master, *site-specific* tool setup script that is referenced in each Env.script. A sample .toolsrc is included in the **\$UVMC\_HOME**/lib/ area that you can customize for your particular site settings. For example,

```
setenv DEMO_ROOT $UVMC_HOME/lib
```

• OK, now you can source your *Env.script*:

```
source Env.script
```

So the **test\_drive.csh** script simply sees the local Makefile and executes it. If it is a leaf test node, it will automatically source the **Env.script** required for that leaf test assuming the 2 basic ENV vars above have been properly set a-priori.

# 4.4 Local Env. script's

Note that the above assumes there is a local *Env.script* present for each leaf test directory. You can run the tests in that individual directory by just manually sourcing the Env.script.

See <u>Environment setup template script</u> in the intro chapter for details of how this setup script uses a .*toolsrc* master environment setup template.

As described above the recursive Makefile driven regression test driver deploys this Env.script to allow each test to self specify its environment but if you set the environment in your own way, you can just run the Makefile's directly as was described in the <Running a UVMC example> section.

# 4.5 Running leaf tests

You will see that each of the leaf tests are self contained with their own *Makefile*.<tool> variations (where <tool> can be *questa*, *vcs*, or *ius*).

Each leaf test directory also has its own **Env.script**. That is the file that must be sourced from a **PLAIN VANILLA** xterm csh and this is automatically done by the **test driver.csh** drive script mentioned above.

Assuming you follow the same procedures described above prior to sourcing **Env.script**, you can easily "manually" run any leaf test as well.

Among the different leaf test directories you will see 3 types of Makefile's distinguished with different suffices. They have the following meanings,

```
Makefile.questa  # Mentor Graphics Questa simulator
Makefile.vcs  # Synopsys VCS simulator
Makefile.ius  # Cadence IUS simulator
```

• For example to run the any of the leaf tests in Questa mode,

```
setenv DEMO_ROOT <path to directory containing .toolsrc>
source Env.script
make -f Makefile.questa BITS=64 # Note: BITS defaults to 32
```

• Each leaf test Makefile has 5 standard targets that are used consistently throughout the entire regression tree structure,

```
all: compile build sim check clean # i.e. All of the 5 targets below.

compile: # Analyze, synthesize HDL side

build: # Build HVL side

sim: # Run simulation

check: # Check results of simulation

clean: # Clean everything up
```

• The rules for PASS/FAIL are quite simple: <u>if the Makefile fails the test fails</u>, <u>if the Makefile passes the test passes</u>. I.e. if the Makefile can execute all 5 targets cleanly including the **check:** target without failing, then the test passes. That's it! Again, this operation is consistent throughout all of the Makefiles you see in the entire regression tree structure.

# 4.6 Generating PASSED/ FAILED reports

Using the simple **grep** command you can easily generate a comprehensive PASSED/FAILED report.

To do this, simply follow the branch node procedures described above but just redirect all output to a log file as follows:

```
cd <any regression tree root node or branch node>
gmake -f Makefile.<tool> |& tee gmake.log
```

This will generate a full regression test report in 'gmake.log'.

To generate a nice PASSED/FAILED report, simply grep for the pattern "=+= Test" as follows:

```
grep "=+= Test" gmake.log
```

and you will get a report that looks something like this,

```
=+= Test PASSED /.../examples/commands
=+= Test PASSED /.../examples/connections
=+= Test PASSED /.../examples/converters
=+= Test PASSED /.../examples/field_types
```

```
=+= Test PASSED /.../examples/xlerate.connections
=+= Test PASSED /.../examples/4phase.connections
=+= Test PASSED /.../examples/config_exts
```

# **5 UVMC Connections**

This chapter shows how to make TLM connections between SystemC and SystemVerilog UVM components.

### **5.1 Overview**

To communicate, verification components must agree on the data they are exchanging and the interface used to exchange that data. This chapter covers how to make connections between components using standard TLM interfaces.

This chapter focuses on connections. The code to make the connections look the same regardless of the types of the TLM interfaces being connected. We do not need to show the actual types of the ports, exports, or sockets used by the models we are connecting. The only requirement is that the port types be compatible. If they are not, the C++ or SystemVerilog compiler or elaborator will let us know.

All the examples in this section use the TLM2 generic transaction type,  $tlm\_generic\_payload$  (TLM GP), for which transaction type and converters are pre-defined for you. Greater reuse and interoperability is possible for models that use the TLM GP and follow the TLM base protocol, both of which are defined in IEEE 1666-2011.

### **5.2 The Connect Function**

The *connect* and *connect\_hier* functions are used to register any type of TLM port, export, interface, imp, or socket for connection across the language boundary.

# 5.3 Syntax

The calling syntax for the *connect* function.

#### 5.3.1 SV

```
TLM2
  uvmc_tlm #(T, CVRT)::connect (port, lookup);
  uvmc_tlm #(T, CVRT)::connect_hier (port, lookup);

TLM1:
  uvmc_tlm1 #(T, CVRT)::connect (port, lookup);
  uvmc_tlm1 #(REQ,RSP,CVRT_REQ,CVRT_RSP)::connect (port,lookup);

  uvmc_tlm1 #(T, CVRT)::connect_hier (port, lookup); TLM1 uni
  uvmc_tlm1 #(REQ,RSP,CVRT_REQ,CVRT_RSP)::connect_hier (port,lookup);
```

#### 5.3.1.1 SC

```
TLM1 & TLM2:
   uvmc_connect (port, lookup);
   uvmc_connect <CVRT> (port, lookup);

   uvmc_connect_hier (port, lookup);
   uvmc_connect_hier <CVRT> (port, lookup);
```

5 UVMC Connections 41

# 5.4 Parameters

A description of the type parameters to *connect*.

The *connect* function is a static function accessed via a class with type parameters for *T*, the transaction type, and optional *CVRT*, a custom converter type. References to *port* in the following descriptions refer to all port types, i.e. ports, exports, sockets, etc., unless otherwise noted.

T Specifies the transaction type for all TLM2 ports and unidirectional TLM1 ports.

Required parameter for SV connections.

Specifies the request and response transaction types for bidirectional TLM1 ports.

REQ, RSP The default RSP type is the REQ type, so RSP must be specified only if different

than REQ. Required parameter for SV connections.

The converter policy class to use for this connection (optional). In SV, you do not need to specify a converter for transaction types that extend *uvm\_object* and

implement the *do\_pack* and *do\_unpack* methods (or use the `*uvm\_field* macros).

CVRT, CVRT\_REQ, CVRT\_RSP

In SC, you do not need to specify a converter for transaction types that implement *do\_pack* and *do\_unpack* or for which you have defined a template specialization of *uvmc\_converter*<*T*>. See <u>Converters</u> for how to define and use converter

classes. Default: uvmc converter #(X), with X = [T, REQ, or RSP]

On the SC-side, you do not typically need to specify any type parameters. The transaction type is deduced by the C++ compiler based on the port provided, and converters are almost always a specialization of the default converter. The compiler choses any specialization over the default implementation automatically.

# 5.5 Arguments

A description of the arguments to *connect*.

The port, export, imp, interface, or socket instance to be connected. The port's hierarchical name will port be registered as a lookup string for matching against other port registrations within both SV and SC. A string match between two registered ports results in those ports being connected.

An optional, additional lookup string to register for this port. Every UVMC connection must involve at least one usage of this optional string, as all ports have unique hierarchical names. Default: ""

#### 5.5.1 Port Argument

The connect function's *port* argument is a handle to a TLM1 or TLM2 port, export, interface, imp, or socket. During elaboration, the matched port must agree on interface (e.g. put, get, peek), direction (e.g. port or export/imp), and transaction type, else the connection will fail.

For example, consider the following SV port

```
uvm_tlm_blocking_put_port #(trans)
```

This port can be connected via *connect* to instances of the following SC port types, assuming the appropriate converters exist.

```
tlm_blocking_put_if<trans>
sc_export< tlm_blocking_put_if<trans> >
tlm_put_if<trans>
sc_export< tlm_put_if<trans> >
```

5.4 Parameters 42

The same SV port can be connected to the following SC port instances using the *connect\_hier* function.

```
sc_port< tlm_blocking_put_if<trans> >
sc_port< tlm_put_if<trans> >
```

As you can see, the blocking put port in SV has several compatible connection options in SC. That's because the blocking put port requires a connection to something that provides a blocking put interface, a requirement satisfied by all the above SC-side exports and interfaces.

- The *tlm\_blocking\_put\_if<trans>* meets this requirement exactly
- The *tlm\_put\_if<trans>* interface provides an implementation of both the blocking put and non-blocking put interface, so it meets the blocking interface requirement
- Each export is ultimately connected to implementations of the *tlm\_blocking\_put\_if* or *tlm\_put\_if* interfaces

Derivatives of the above export and interface types are also valid connections to our blocking put port.

#### 5.5.1.1 Lookup Argument

Lookup strings are global across both SC and SV. A lookup string can be anything you wish as long as it is unique to other UVMC connections. Just before UVM's *end\_of\_elaboration* phase, UVM Connect will establish the actual cross-language connection.

It is recommended that you apply a naming convention that assures the lookup strings will be unique yet do not embed hierarchical paths.

While most connections will be made by matching *lookup* strings, UVMC also captures each port's hierarchical name in each connect call. This hierarchical name can be used for matching as well.

Connecting by matching an SV port's hierarchical name

```
SV:
uvmc_tlm #()::connect(prod.out);
SC:
uvmc_connect(cons.in, "prod.out");
```

The connect call in SV omits the 2nd argument. Therefore, UVMC only registers the hierarchical name, "prod.out", to represent the producer's port. The connect call on the SC side supplies a 2nd argument. Thus, UVMC registers the names "cons.in" and "prod.out" to represent the consumer's export. During elaboration, UVM Connect will match the string "prod.out" and make the connection between the SV producer and the SC consumer.

This approach is not recommended because you end up coupling your code to component hierarchy. If one side's hierarchy changes, your UVMC connections will need to updated. Using the global, arbitrary lookup string, while not ideal, provides better protection from hierarchy changes.

If you prefer to use hierarchical names, you will have to specify at least one hierarchical name as the lookup string.

To avoid affecting the *connect* code when paths or lookup strings need to change, consider storing the paths and lookup strings in a separate file for reading/parsing rather than hard-coding them in your code.

# 5.6 Usage

The *connect* function registers a port for UVMC connection. During elaboration, the port's hierarchical name and optional lookup name will be used to match with lookup strings of other registered ports. During operation, transactions are converted using the default converter, or using the converter type you specified in the *connect* call.

Most ports require they be connected. Registering with UVMC *connect* satisfies this requirement. However, any UVMC connection that does not end up with a match will produce a fatal error.

While native connections require a single call to *connect* (SV) or *bind* (SC), a UVMC connection requires *two* connect calls, one each for the initiator and target, each of which can be in either SC or SV.

### 5.7 SV Connections

For SV, the connect function is a static member function of a class that is parameterized to the transaction type and optional converter. The transaction type is a required parameter, whereas the converter is only required if your transaction does not implement *do\_pack* and *do\_unpack* (or use the `*uvm\_field* macros).

#### 5.7.1 Point-to-point TLM2 or analysis connection

```
uvmc_tlm #(trans)::connect(port_handle, "lookup");
```

#### 5.7.1.1 Hierarchical TLM2 connection

```
uvmc_tlm1 #(trans)::connect_hier(port_handle, "lookup");
```

#### 5.7.1.2 Point-to-point unidirectional TLM1 connection

```
uvmc_tlm1 #(trans)::connect(port_handle, "lookup");
```

#### 5.7.1.3 Point-to-point bidirectional TLM1 connection

```
uvmc_tlm1 #(request, response)::connect(port_handle, "lookup");
```

#### 5.7.1.4 Hierarchical TLM1 connection

```
uvmc_tlm1 #(trans)::connect_hier(port_handle, "lookup");
```

#### 5.7.1.5 Notes

- These calls to connect do not specify a converter class explicitly. Therefore, the default converter will be used. See <u>Default Converters</u> for details.
- Connections to analysis ports and exports is made using uvmc\_tlm #(trans)::connect, not uvmc\_tlm1
  #(trans)::connect
- For TLM2 connections, if the *trans* type is not specified, the default *uvm\_tlm\_generic\_payload* is used
- You must specify the *trans* type when making TLM1 connections, as there is no default transaction type for TLM1.

5.6 Usage 44

### **5.8 SC Connections**

UVMC connections in SystemC are made by registering any TLM port, export, interface, or socket using the *uvmc\_connect* function. When calling this function, you pass in a reference to the TLM instance and an optional lookup string. During elaboration, UVMC will connect the ports whose registered lookup strings match. An error will occur if the ports are incompatible or a registered port has no match.

All UVMC TLM connections in SystemC are made with two kinds of connect calls.

#### 5.8.1 Point-to-point connection (TLM2 and TLM1)

```
uvmc_connect(port_ref, "lookup");
```

#### 5.8.1.1 Hierarchical connection (TLM2 and TLM1)

```
uvmc_connect_hier(port_ref, "lookup");
```

#### 5.8.1.2 Notes

- SC-side connects calls typically do not specify a converter type explicitly. In most cases, you will have defined a template specialization of the default converter, which the compiler choses automatically for you. See <u>Converters</u> for details on defining transaction converters.
- You are not required to specify the port, interface, or transaction types because the C++ compiler will infer them by the port reference you provide to *uvmc\_connect*.

### 5.9 Notes

# 5.10 One UVMC Connection per Port

A UVMC connect call can be made only once for each port, export, imp, and socket instance, but this restriction does not limit your connectivity options. For example, an SV-side <code>uvm\_tlm\_analysis\_port<T></code> may drive any number of SC-side analysis imps or exports. The <code>uvmc\_connect</code> call on the SC side returns a reference to the proxy port that will drive the specified SC-side analysis export/interface. You may subsequently bind this proxy port to any number of other SC-side exports/interfaces.

# 5.11 SC connections without sc\_main

All SC examples in this kit all define the standard *sc\_main* entry point to instantiate the SC-side testbench and start SystemC. Your simulator may also support exportation of SC model definitions for direct instantiation in SystemVerilog.

The following demonstrates how to create a UVMC connection by defining and exporting a top-level *sc\_module* to SystemVerilog. The SC module must be compiled and exported to a library before attempting to compile and link the SystemVerilog code.

#### 5.11.1 SC side

In SystemC, you define the sc\_module, then invoke the SC\_EXPORT\_MODULE macro to export it.

sc\_top.h:

5.8 SC Connections 45

```
class sc_top : public sc_module
{
   public:
   target trgt;
   SC_CTOR(sc_top) : trgt("trgt")
   {
      uvmc_connect(trgt.target_socket, "foo");
   }
};
sc_top.cpp:
#include "sc_top.h"
SC_MODULE_EXPORT(sc_top)
```

#### 5.11.1.1 SV side

In SystemVerilog, you define the top-level SV module to instantiate the SC module as if it were an SV module. The location of the compiled and exported SC module must be visible to your SV compiler.

```
class sv_env extends uvm_env;
  initiator init;
   function void connect_phase(uvm_phase phase);
    uvmc_tlm#(payload)::connect(init.socket, "foo");
   endfunction
endclass
. . .
module sv_top;
 // Instantiate export SC module
 sc_top sc_top_inst();
 initial begin
    sv_env env;
    env = new("env");
    run_test("test");
 end
endmodule
```

The above example shows the UVMC connection being registered in the *connect\_phase* of the *sv\_env* class.

# 5.12 SystemC Starting before UVM is Ready

SystemC may finish elaboration before SystemVerilog, in which case its models may start to emit transactions out its UVMC ports connections before UVM is ready to receive them. UVM Connect blocks all communication from SystemC until UVM has reached its run\_phase. This means that all TLM port communication in SystemC must occur from an SystemC thread via SC THREAD or sc spawn.

To allow port registration to occur up through UVM's *connect\_phase*, UVM's ILLCRT check is disabled to allow post-build UVMC port binding.

5.11.1 SC side 46

# 5.13 Timescales

UVM Connect's default time precision for conveying delay times in the TLM2 interfaces is 1 picosecond.

Use Questa's -t argument in vsim to force the time scale in both SC and SV to be the same. Refer to the documentation for how to do this in other simulators.

# 5.14 Connection Examples

This section describes how to prepare and run the connection examples including in this kit.

# 5.15 <u>Setup</u>

See Quickstart 1-2-3 to running examples for setup requirements before running the examples.

Specifically, you will need to have precompiled the UVM and UVMC libraries and set environment variables pointing to them.

# 5.16 Running

#### 5.16.1 Use make help to view the menu of available examples

```
> make help
```

You'll get a menu similar to the following

```
UVMC EXAMPLES - CONNECTIONS
______
| Usage:
  make [UVM_HOME=path] [UVMC_HOME=path] <example>
| where <example> is one or more of:
  sv2sc : SV producer --> SC consumer
               Connection is made via UVMC
| sc2sv
           : SC producer --> SV consumer
               Connection is made via UVMC
  sv2sc2sv : SV producer --> SC consumer
               Producer and consumer send transactions to
               scoreboard for comparison
               Connections are made via UVMC
   sc_wraps_sv : SC producer --> SC consumer
                Defines SC wrapper around SV model, uses
                UVMC connections inside the the wrapper to
                integrate the SV component. The wrapper
               appears as a native SC component.
                Consider integration of RTL models in SC.
```

5.13 Timescales 47

```
sv2sv_native : SV producer --> SV consumer
                  Connection is made via standard UVM in SV
   sc2sc_native : SC producer --> SC consumer
                  Connection is made via standard IEEE TLM in SC
   sv2sv_uvmc : SV producer --> SV consumer
                  Connection is made via UVMC. Semantically
                  equivalent to sv2sv_native
| UVM_HOME and UVMC_HOME specify the location of the source
| headers and macro definitions needed by the examples. You must
| specify their locations via UVM_HOME and UVMC_HOME environment
| variables or make command line options. Command line options
| override any envrionment variable settings.
| The UVM and UVMC libraries must be compiled prior to running
| any example. If the libraries are not at their default location |
| (UVMC_HOME/lib) then you must specify their location via the
| UVM_LIB and/or UVMC_LIB environment variables or make command
| line options. Make command line options take precedence.
| Other options:
   all : Run all examples
   clean : Remove simulation files and directories
   help : Print this help information
```

#### To run just one example

```
> make sv2sc
```

This compiles and runs the *sv2sc* example, which demonstrates an SV producer sending TLM generic payload transactions to an SC consumer via TLM sockets.

The UVM source location is defined by the *UVM\_HOME* environment variable, and the UVM and UVMC compiled libraries are searched at their default location, ../../lib/uvmc\_lib.

#### To run all examples

```
> make all
```

The *clean* target deletes all the simulation files produced from previous runs.

```
> make clean
```

You can combine targets in one command line

```
> make clean sc_wraps_sv
```


The following runs the 'sc2sv' example, providing the path to the UVM source and compiled library on the *make* command line.

```
> make UVM_HOME=<path> UVM_LIB=<path> sc2sv
```

```
// Copyright 2021 Siemens EDA
//
                                                       //
//
   Licensed under the Apache License, Version 2.0 (the
// "License"); you may not use this file except in //
\ensuremath{//} compliance with the License. You may obtain a copy of \ensuremath{//}
                                                        //
//
   the License at
//
                                                        //
//
        http://www.apache.org/licenses/LICENSE-2.0 //
//
   Unless required by applicable law or agreed to in // writing, software distributed under the License is //
//
//
// distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied. //
                                                       //
// See the License for the specific language governing
// permissions and limitations under the License.
                                                       //
//----//
```

# 6 <u>UVMC Connection Example - Native SV to SV</u>

This example reviews how to make a local, native TLM connections between two UVM components in pure SystemVerilog testbench. UVMC is not used. The <u>UVMC Connection Example - UVMC-based SV to SV</u> uses UVMC to make the same local SV connection.



The *sv\_main* top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of a *producer* component
- Connects the producer's *out* port to the consumer's *in* port using the native UVM TLM connection.
- Calls *run\_test* to start UVM simulation

TLM connections are normally made in the *connect\_phase* callback of a UVM component. This example does not show that for sake of highlighting the connect functionality.

```
import uvm_pkg::*;

include "producer.sv"
include "consumer.sv"


module sv_main;

producer prod = new("prod");
consumer cons = new("cons");

initial begin
   prod.out.connect(cons.in);
   run_test();
end
endmodule
```

# 7 UVMC Connection Example - Native SC to SC

This example serves as a review for how to make 'native' TLM connections between two SystemC components (does not use UVMC).



In SystemC, a *port* is connected to an *export* or an *interface* using the port's *bind* function. An sc\_module's port can also be connected to a port in a parent module, which effectively promotes the port up one level of hierarchy.

In this particular example, sc\_main does the following

- Instantiates *producer* and *consumer* sc\_modules
- Binds the producer's *out* port to the consumer's *in* export
- Calls *sc\_start* to start the SystemC portion of our testbench.

The *bind* call looks the same for all port-to-export/interface connections, regardless of the port types and transaction types. The C++ compiler will let you know if you've attempted an incompatible connection.

```
#include <systemc.h>
using namespace sc_core;

#include "consumer.h"
#include "producer.h"


int sc_main(int argc, char* argv[])
{
   producer prod("prod");
   consumer cons("cons");

   prod.out.bind(cons.in);

   sc_start(-1);
   return 0;
}
```

# 8 <u>UVMC Connection Example - UVMC-based SV to SV</u>

This example shows that you can use UVMC to establish TLM connections between any two compatible components, even if they both reside in SV. This further demonstrates the principle of designing components independent of their context, i.e. how they are connected.



Connecting SV components via UVM Connect has the same overall effect as making a direct, native connection. UVM Connect recognizes that the two components both reside in SV and forwards the transaction to the connected SV consumer, avoiding the unnecessary overhead of converting to bits and back.

This code in this example is very similar to native connections. Compare this example with the <u>UVMC</u> <u>Connection Example - Native SV to SV</u>, which makes the same connection without UVMC. You might also compare this example with the <u>UVMC Connection Example - SV to SC, SV side</u> and <u>UVMC Connection Example - SV to SC, SV side</u> to see how to construct a similar testbench where the consumer is implemented in SystemC.

The sv\_main top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of a *producer* component
- Registers the producer's *out* port with UVMC using the string "sv2sv". We don't specify the transaction type as a parameter to *uvmc\_tlm*, so the default *uvm\_tlm\_generic\_payload* is chosen.
- Registers the consumer's *in* export with UVMC using the same string, "sv2sv". During elaboration, UVMC will connect these ports because their lookup strings match.
- Calls run test to start UVM simulation

TLM connections are normally made in the *connect\_phase* callback of a UVM component. This example does not show that for sake of highlighting the UVMC connect functionality.

```
import uvm_pkg::*;
import uvmc_pkg::*;

include "producer2.sv"

include "consumer2.sv"


module sv_main;

producer prod = new("prod");
consumer cons = new("cons");

initial begin
   uvmc_tlm #()::connect(prod.out, "sv2sv");
   uvmc_tlm #()::connect(cons.in, "sv2sv");
   run_test();
end
endmodule
```

# 9 UVMC Connection Example - SV to SC, SV side

This example shows an SV producer driving an SC consumer via a TLM connection made with UVMC. See <u>UVMC Connection Example - SV to SC, SC side</u> to see the SC portion of the example.



The sv\_main top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of a *producer* component
- Registers the producer's *out* socket with UVMC using the string "foo". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the consumer's *in* port on the SC side. We do not specify the transaction type, so the default *uvm\_tlm\_generic\_payload* is used.
- Calls *run\_test* to start UVM simulation

TLM connections would normally be made in the *connect\_phase* callback of a UVM component. This example does not show that for sake of highlighting the UVMC connect functionality.


#### ../../uvmc/examples/connections/sv2sc.sv

```
//
//
    Copyright 2021 Siemens EDA
//
                                                           //
//
    Licensed under the Apache License, Version 2.0 (the
                                                           //
//
    "License"); you may not use this file except in
                                                           //
//
    compliance with the License. You may obtain a copy of
                                                          //
//
    the License at
                                                          //
//
                                                          //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                          //
//
                                                           //
//
    Unless required by applicable law or agreed to in
                                                          //
    writing, software distributed under the License is
                                                           //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
                                                          //
    CONDITIONS OF ANY KIND, either express or implied.
                                                          //
    See the License for the specific language governing
                                                          //
    permissions and limitations under the License.
                                                           //
//-----
import uvm_pkq::*;
import uvmc_pkg::*;
`include "producer.sv"
module sv_main;
 producer prod = new("prod");
 initial begin
```

```
uvmc_tlm #()::connect(prod.out, "foo");
  run_test();
end
endmodule
```

# 10 UVMC Connection Example - SV to SC, SC side

This example shows an SV producer driving an SC consumer via a TLM connection made with UVMC. See <u>UVMC Connection Example - SV to SC, SV side</u> to see the SV portion of the example.



The *sc\_main* function below creates and starts the SC portion of this example. It does the following:


- Instantiates a basic *consumer*
- Registers the consumer's *in* port with UVMC using the lookup string "foo". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the producer's *out* port on the SV side.
- Calls *sc\_start* to start SystemC

#### ../../uvmc/examples/connections/sv2sc.cpp

```
//
    Copyright 2021 Siemens EDA
                                                          //
//
                                                          //
//
    Licensed under the Apache License, Version 2.0 (the
    "License"); you may not use this file except in
                                                          //
//
    compliance with the License. You may obtain a copy of //
    the License at
                                                          //
//
                                                          //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                          //
//
                                                          //
//
    Unless required by applicable law or agreed to in
                                                          //
    writing, software distributed under the License is
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
    CONDITIONS OF ANY KIND, either express or implied.
                                                          //
    See the License for the specific language governing
                                                          //
                                                          //
    permissions and limitations under the License.
//-----
#include "uvmc.h"
using namespace uvmc;
#include "consumer.h"
int sc_main(int argc, char* argv[])
 consumer cons("cons");
 uvmc_connect(cons.in, "foo");
 sc_start(-1);
 return 0;
```

# 11 UVMC Connection Example - SC to SV, SC side

This example shows a SC producer driving a SV consumer via a TLM connection made with UVMC, including how to derive a SC producer subtype that can control UVM phasing using the UVMC Command API. See <u>UVMC Connection Example - SC to SV, SV side</u> to see the SV portion of the example.



In a pure SC simulation, synchronization between a producer and consumer occurs exclusively through the protocol prescribed by the TLM standard. In mixed SC-SV simulation, SC usually elaborates and starts its threads before SV has finished elaborating. To prevent run-time errors, UVMC will block any cross-language access until SV is ready. This means calls to interface methods via SC ports or sockets connected to SV must be made from within SC threads (via the SC\_THREAD macro or sc\_spawn).

Blocking until SV is ready technically violates TLM non-blocking semantics. It was deemed more useful to hold back activity from all cross-language calls rather than reject all non-blocking calls until SV was ready. Future releases may provide an option to return immediately with 0 status from non-blocking calls.

When a UVM testbench is sitting on the SV side, you must also consider UVM's phasing semantics, which says that a phase will end if there are no objections raised to its ending. When, as in this example, there is a SC-side participant to UVM phase control, an objection will need to be raised from the SC side for the phase(s) in which the SC side actively participates. The producer, in other words, must use the UVMC Command API to raise and drop the objection that corresponds to the phase in which it is generating stimulus. If it does not, then UVM (SV) will end that phase and likely end simulation before the SC producer has had a chance to emit the first transaction.

To preserve reuse, it is recommended that the UVM Command API usage be relegated to a subtype of the native SC producer. This way, you do not couple the producer's primary functionality (producing transactions) with cross-language synchronization issues and UVMC.

# 11.1 <u>UVM-aware SC producer</u>

This example defines the *producer\_uvm* class, which derives from our generic SC *producer*. In it, we spawn a dynamic *objector* thread that calls *uvmc\_raise\_objection* to UVM's run phase. This keeps simulation alive on the SV side while the base *producer* in SC generates stimulus.

When the base *producer* is finished generating stimulus, it will notify a *done* sc\_event. The *objector* thread in this *producer\_uvm* wakes up on that event notification and drops its objection using *uvmc\_drop\_objection*. This allows UVM simulation to proceed to the next phase and eventually complete simulation.

```
#include "uvmc.h"
using namespace uvmc;
#include "producer.h"

class producer_uvm : public producer {
```

```
public:

producer_uvm(sc_module_name nm) : producer(nm) {
    SC_THREAD(objector);
}

SC_HAS_PROCESS(producer_uvm);

void objector() {
    uvmc_raise_objection("run");
    wait(done);
    uvmc_drop_objection("run");
}
```

### 11.2 sc main

The sc\_main function below creates and starts the SC portion of this example. It does the following:


- Instantiates a basic *producer*
- Registers the producer's *in* port with UVMC using the lookup string "42". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with a consumer's *in* port on the SV side.
- Calls *sc\_start* to start SystemC

```
int sc_main(int argc, char* argv[])
{
  producer_uvm prod("producer");
  uvmc_connect(prod.out,"42");
  sc_start(-1);
  return 0;
}
```

# 12 UVMC Connection Example - SC to SV, SV side

# 12.1 Description

This example shows an SC producer driving an SV consumer via a TLM connection made with UVMC. See <u>UVMC Connection Example - SC to SV, SC side</u> to see the SC portion of the example.



The sv\_main top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of a *consumer* component
- Registers the consumer's *in* target socket with UVMC using the arbitrary string, "42". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with a producer's *in* port on the SC side.
- Calls *run\_test* to start UVM simulation

TLM connections would normally be made in the *connect\_phase* callback of a UVM component. This example does not show that for sake of highlighting the UVMC connect functionality.

#### ../../uvmc/examples/connections/sc2sv.sv


```
//
//
     Copyright 2021 Siemens EDA
                                                              //
//
                                                              //
//
     Licensed under the Apache License, Version 2.0 (the
     "License"); you may not use this file except in
                                                              //
//
     compliance with the License. You may obtain a copy of
//
     the License at
                                                              //
//
                                                              //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                              //
//
                                                              //
//
    Unless required by applicable law or agreed to in
                                                              //
    writing, software distributed under the License is
//
                                                              //
     distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
//
     CONDITIONS OF ANY KIND, either express or implied.
                                                              //
                                                              //
     See the License for the specific language governing
     permissions and limitations under the License.
                                                              //
import uvm_pkg::*;
import uvmc_pkg::*;
`include "consumer.sv"
module sv_main;
  consumer cons = new("cons");
```

```
initial begin
    uvmc_tlm #()::connect(cons.in, "42");
    run_test();
end
endmodule
```

12.1 Description 59

# 13 <u>UVMC Connection Example - Basic Testbench, SV</u> <u>side</u>

This example shows a SV producer driving an SC consumer via a TLM2 UVMC connection, and an SC consumer sending transactions to a SV scoreboard via a TLM1 analysis connection. It also makes a local UVM analysis connection between the producer and scoreboard. See <u>UVMC Connection Example - Basic Testbench, SC side</u> for the SC portion of this example.



The *sv\_main* top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of *producer* and *scoreboard* components
- Registers the producer's *out* socket with UVMC using the string "stimulus". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the consumer's *in* port on the SC side.
- Registers the scoredboard's *actual\_in* analysis export with UVMC using the string "analysis". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the consumers's *ap* analysis port on the SC side.
- Connects the producer's analysis port, ap, to the scoreboard's expect in analysis export.
- Calls run test to start UVM simulation

These connections would normally be made in the *connect* method of a UVM component. This example does not show that for sake of brevity and highlighting the UVMC connect calls.


#### ../../uvmc/examples/connections/sv2sc2sv.sv

```
//
     Copyright 2021 Siemens EDA
                                                               //
//
                                                               //
//
     Licensed under the Apache License, Version 2.0 (the
                                                               //
//
     "License"); you may not use this file except in
                                                               //
//
     compliance with the License. You may obtain a copy of
                                                               //
//
     the License at
                                                               //
//
                                                               //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                               //
//
                                                               //
//
     Unless required by applicable law or agreed to in
                                                               //
```

```
// writing, software distributed under the License is
                                                        //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
//
   CONDITIONS OF ANY KIND, either express or implied. //
   See the License for the specific language governing
                                                       //
    permissions and limitations under the License.
                                                       //
//-----//
import uvm_pkg::*;
import uvmc_pkg::*;
`include "producer.sv"
`include "scoreboard.sv"
module sv_main;
 producer prod = new("prod");
 scoreboard sb = new("sb");
  initial begin
   // normal SV-only connection
   prod.ap.connect(sb.expect_in);
   // TLM2 connection
   uvmc_tlm #()::connect(prod.out, "stimulus");
   // TLM1 connection
   uvmc_tlm1 #(uvm_tlm_generic_payload)::connect(sb.actual_in, "analysis");
   run_test();
 end
endmodule
```

# 14 <u>UVMC Connection Example - Basic Testbench, SC</u> side

This example shows a SV producer driving an SC consumer via a TLM2 UVMC connection, and an SC consumer sending transactions to a SV scoreboard via a TLM1 analysis connection. It also makes a local UVM analysis connection between the producer and scoreboard. See <u>UVMC Connection Example - Basic Testbench, SV side</u> for the SV portion of this example.



The sc main function below creates and starts the SC portion of this example. It does the following:

- Instantiates a basic *consumer*
- Registers the consumer's *in* port with UVMC using the lookup string "stimulus". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the producer's *out* port on the SV side.
- Registers the consumer's *ap* port with UVMC using the lookup string "analysis". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the scoreboard's *actual\_in* analysis export on the SV side.
- Calls sc start to start SystemC

### ../../uvmc/examples/connections/sv2sc2sv.cpp

```
//
     Copyright 2021 Siemens EDA
                                                              //
//
                                                              //
//
     Licensed under the Apache License, Version 2.0 (the
     "License"); you may not use this file except in
//
                                                              //
//
     compliance with the License. You may obtain a copy of
                                                              //
//
     the License at
                                                              //
//
                                                              //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                              //
//
                                                              //
//
     Unless required by applicable law or agreed to in
                                                              //
//
     writing, software distributed under the License is
                                                              //
     distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
//
                                                              //
     CONDITIONS OF ANY KIND, either express or implied.
                                                              //
     See the License for the specific language governing
                                                              //
     permissions and limitations under the License.
                                                              //
```


```
#include "uvmc.h"
using namespace uvmc;

#include "consumer.h"

int sc_main(int argc, char* argv[])
{
   consumer cons("cons");
   uvmc_connect(cons.in, "stimulus");
   uvmc_connect(cons.ap, "analysis");
   sc_start(-1);
   return 0;
}
```

# 15 <u>UVMC Connection Example - Hierarchical</u> <u>Connection, SC side</u>

This example illustrates how to make hierarchical UVMC connections, i.e. how to promote a *port*, *export*, *imp*, or *socket* from a child component to a parent that resides in the other language. In effect, we are using a component written in SV as the implementation for a component in SC. See <u>UVMC Connection Example</u> - <u>Hierarchical Connection, SV side</u> to see the SC portion of the example.



By hiding the SV implementation, we create what appears to be a pure SC-based testbench, just like the <u>UVMC Connection Example - Native SC to SC</u>. However, the SC producer is implemented in SV and uses UVMC to make a behind-the-scenes connection.

This example illustates good programming principles by exposing only standard TLM interfaces to the user. The implementation of those interfaces is hidden and therefore can change (or be implemented in another language) without affecting end user code.

# 15.1 producer

Our *producer* module is merely a wrapper around an SV-side implementation, but users of this producer will not be aware of that. The producer does not actually instantiate a SV component. It simply promotes the socket in the SV producer to a corresponding socket in the SC producer. From the outside, the SC producer appears as an ordinary SC component with a TLM2 socket as its public interface.

```
#include "uvmc.h"
using namespace uvmc;

class producer: public sc_module
{
   public:
    tlm_initiator_socket<32> out;

   SC_CTOR(producer) : out("out") {
     uvmc_connect_hier(out, "sv_out");
   }
};
```

### 15.2 sc main

The *sv\_main* top-level module below creates and starts the SV portion of this example. It instantiates our "pure" SC producer and consumer, binds their sockets to complete the local connection, then starts SC simulation.

Notice that the code is identical to that used in the <u>UVMC Connection Example - Native SC to SC</u> example. From the SC user's perspective, there is no difference between the two testbenches. We've hidden the UVMC implementation details from the user.

```
#include "consumer.h"
int sc_main(int argc, char* argv[])
{
   producer prod("prod");
   consumer cons("cons");


   prod.out.bind(cons.in);

   sc_start(-1);
   return 0;
};
```

15.2 sc\_main 65

# 16 <u>UVMC Connection Example - Hierarchical</u> Connection, SV side

This example illustrates how to make hierarchical connections, i.e. promoting a port, export, imp, or socket from a child component to its parent. See <u>UVMC Connection Example - Hierarchical Connection</u>, <u>SC side</u> to see the SC portion of the example.



In this case, we are creating a SV producer that will serve as the implementation of a producer in SC. SC users won't be aware of this because all they see is a standard SC producer. This is in keeping with the principle of encapsulation and designing to interfaces. The implementation of something can change as long as the interface and semantic doesn't change. Standard TLM interfaces enable the application of this principle for design and verification components alike.

The sv\_main top-level module below creates and starts the SV portion of this example. It does the following:

- Creates an instance of a *producer* component
- Registers the producer's *out* socket with UVMC using the string "sv\_out". During elaboration, UVMC will connect this port with a port registered with the same lookup string. In this example, the match will occur with the producer's *out* port on the SC side.
- Calls run test to start UVM simulation

### ../../uvmc/examples/connections/sc wraps sv.sv

```
//
//
     Copyright 2021 Siemens EDA
//
                                                              //
//
     Licensed under the Apache License, Version 2.0 (the
                                                              //
//
     "License"); you may not use this file except in
                                                              //
//
     compliance with the License. You may obtain a copy of
                                                              //
//
     the License at
                                                              //
//
                                                              //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                              //
//
                                                              //
//
     Unless required by applicable law or agreed to in
                                                              //
//
     writing, software distributed under the License is
                                                              //
     distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
     CONDITIONS OF ANY KIND, either express or implied.
                                                              //
     See the License for the specific language governing
                                                              //
     permissions and limitations under the License.
                                                              //
`include "uvm_macros.svh"
```

import uvm\_pkg::\*;

```
`include "producer.sv"

module sv_main;

import uvmc_pkg::*;

producer prod = new("prod");

initial begin
   uvmc_tlm #(uvm_tlm_generic_payload)::connect(prod.out,"sv_out");
   run_test();
   end
endmodule
```

# 17 UVMC Connection Common Code - SV Producer

# 17.1 Description

A simple SV producer TLM model that generates a configurable number of *uvm\_tlm\_generic\_payload* transactions. The model uses the TLM2 blocking interface, whose semantic guarantees the transaction is fully completed upon return from the b\_transport call. Thus, we can reuse the transaction each iterationi and need only allocate the transaction once.

This example uses the *uvm\_tlm\_b\_initiator\_socket*, which only uses the *b\_transport* TLM interface. It's default transaction type is the *uvm\_tlm\_generic\_payload*, which is what this example uses.

Normally, a monitor, not the producer, emits observed transactions through an analysis port. We use the analysis port here only to illustrate external connectivity.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM port and socket to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be driving its *in* socket or who might be listening on its *ap* analysis port.

### ../../../uvmc/examples/connections/common/producer.sv

```
//
     Copyright 2021 Siemens EDA
//
                                                              //
//
                                                              //
//
    Licensed under the Apache License, Version 2.0 (the
                                                              //
//
    "License"); you may not use this file except in
                                                              //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                              //
//
                                                              //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                              //
//
                                                              //
//
    Unless required by applicable law or agreed to in
                                                              //
//
    writing, software distributed under the License is
                                                              //
//
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                              //
//
     See the License for the specific language governing
                                                              //
     permissions and limitations under the License.
                                                              //
import uvm_pkg::*;
`include "uvm_macros.svh"
class producer extends uvm_component;
  uvm_tlm_b_initiator_socket #() out;
  uvm_analysis_port #(uvm_tlm_gp) ap;
   `uvm_component_utils(producer)
   function new(string name, uvm_component parent=null);
      super.new(name, parent);
```

```
out = new("out", this);
      ap = new("ap", this);
   endfunction
   task run_phase (uvm_phase phase);
      // Allocate GP once
      uvm_tlm_gp gp = new;
      uvm_tlm_time delay = new("del", 1e-12);
      int num_trans = 2;
      int objection_raised = 0;
      // Keep the "run" phase from ending
      if( phase.phase_done != null ) begin
          phase.raise_objection(this);
          objection_raised = 1;
      end
      // Get number of transactions desired (default=2)
      void'(uvm_config_db #(uvm_bitstream_t)::get(this,"","num_trans",num_trans));
      // Iterate N times, randomizing transaction, setting delay
      for (int i = 0; i <num_trans; i++) begin</pre>
        delay.set_abstime(10,1e-9);
        assert(gp.randomize() with { gp.m_byte_enable_length == 0;
                                     gp.m_length inside {[1:8]};
                                     gp.m_data.size() == m_length; } );
        `uvm_info("PRODUCER/PKT/SEND",{"\n",gp.sprint()},UVM_MEDIUM)
       out.b_transport(gp,delay);
       ap.write(gp);
      end
      #100;
      `uvm_info("PRODUCER/END_TEST",
                "Dropping objection to ending the test", UVM_LOW)
      if( objection_raised == 1 ) phase.drop_objection(this);
  endtask
endclass
```

17.1 Description 69

# 18 UVMC Connection Common Code - SC Producer

# 18.1 Description

A generic producer that creates *tlm\_generic\_payload* transactions and sends them out its *out* socket and *ap* analysis ports.

This example uses the *simple\_initiator\_socket*, a derivative of the TLM core class, *tlm\_initiator\_socket*. Unlike the *tlm\_initiator\_socket*, the simple socket does not require the module to inherit and implement the initiator socket interface methods. Instead, you only need to register the interfaces you actually implement, none in this example. This is what makes these sockets simple, flexible, and convenient.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM port and socket to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be driving its *in* socket or who might be listening on its *ap* analysis port.

### ../../../uvmc/examples/connections/common/producer.h

```
//
//-
                                           ----//
//
    Copyright 2021 Siemens EDA
                                                            //
                                                            //
//
//
    Licensed under the Apache License, Version 2.0 (the
                                                            //
//
    "License"); you may not use this file except in
                                                            //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                            //
//
                                                            //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                            //
//
                                                            //
//
                                                            //
    Unless required by applicable law or agreed to in
//
    writing, software distributed under the License is
                                                            //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                            //
                                                            //
    See the License for the specific language governing
    permissions and limitations under the License.
                                                            //
#ifndef PRODUCER_H
#define PRODUCER_H
#include
```

# 19 UVMC Connection Common Code - SV Consumer

# 19.1 Description

A simple SV consumer TLM model that prints received transactions (of type uvm\_tlm\_generic\_payload and sends them out its ap analysis port.

The *in* socket exports the *tlm\_blocking\_transport\_if* interface implemented by this consumer.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM port and imp to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be driving its *in* socket or who might be listening on its *ap* analysis port.

### ../../../uvmc/examples/connections/common/consumer.sv

```
//
//-
//
    Copyright 2021 Siemens EDA
                                                             //
//
                                                             //
//
    Licensed under the Apache License, Version 2.0 (the
                                                             //
    "License"); you may not use this file except in
//
                                                             //
//
     compliance with the License. You may obtain a copy of //
//
    the License at
                                                             //
//
                                                             //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                             //
//
    Unless required by applicable law or agreed to in
    writing, software distributed under the License is
                                                             //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
   CONDITIONS OF ANY KIND, either express or implied.
                                                             //
// See the License for the specific language governing
                                                             //
    permissions and limitations under the License.
                                                             //
import uvm_pkg::*;
`include "uvm_macros.svh"
class consumer extends uvm_component;
  uvm_tlm_b_target_socket #(consumer) in;
  uvm_analysis_port #(uvm_tlm_generic_payload) ap;
   `uvm_component_utils(consumer)
   function new(string name, uvm_component parent=null);
     super.new(name,parent);
     in = new("in", this);
      ap = new("ap", this);
   endfunction
   // task called via 'in' socket
   virtual task b_transport (uvm_tlm_gp t, uvm_tlm_time delay);
```

```
`uvm_info("CONSUMER/PKT/RECV", {"\n", t.sprint()}, UVM_MEDIUM)
# (delay.get_realtime(1ns,1e-9));
  delay.reset();
  ap.write(t);
  endtask
endclass
```

19.1 Description 72

# 20 UVMC Connection Common Code - SC Consumer

# 20.1 Description

A simple SC consumer TLM model that prints received transactions (of type *tlm\_generic\_payload* and sends them out its *ap* analysis port.

This example uses the *simple\_target\_socket*, a derivative of the TLM core class, *tlm\_target\_socket*. Unlike the *tlm\_target\_socket*, the simple socket does not require the module to inherit and implement all four target socket interface methods. Instead, you only need to register the interfaces you actually implement, *b\_transport* in this case. This is what makes these sockets simple, flexible, and convenient.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM port and socket to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be driving its *in* socket or who might be listening on its *ap* analysis port.

#### ../../../uvmc/examples/connections/common/consumer.h

```
//
//-
                           -----//
//
    Copyright 2021 Siemens EDA
                                                          //
                                                          //
//
//
    Licensed under the Apache License, Version 2.0 (the
                                                          //
    "License"); you may not use this file except in
                                                          //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                          //
//
                                                          //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                          //
//
                                                          //
//
                                                          //
    Unless required by applicable law or agreed to in
//
    writing, software distributed under the License is
                                                          //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                          //
                                                          //
    See the License for the specific language governing
    permissions and limitations under the License.
                                                          //
```

#include

# 21 UVMC Connection Common Code - SV Scoreboard

# 21.1 Description

A simple SV scoreboard TLM model that collects expected transactions from its *expect\_in* analysis imp and compares them with actual transactions received from its *actual\_in* analysis imp.

The model makes use of the *uvm\_analysis\_imp\_decl* macros to allow the scoreboard to directly implement more than one analysis interface (the expected and the actual).

The *write\_expect* implementation clones the incoming expect transaction because the producer may reuse the transaction object in subsequent iterations. It then prints the transaction before storing it in the internal queue.

The *write\_actual* implementation also makes a clone of the incoming actual transaction. We do not do on-the-fly comparison because the corresponding expect transaction may not have arrived yet, and we can't hold onto the handle because the underlying object may be changed or reused before we've had a chance to compare it.

This approach to scoreboard design affords several benefits over use of  $tlm_fifo \#(T)$  on the expect side:

- consumes less memory. The queue is a primitive data type, whereas the tlm\_fifo is composed of several class objects including the storage (mailbox) and the TLM exports, which are themselves composed of other objects.
- the queue can be searched in cases where out-of-order arrival of actuals is permitted. The tlm\_fifo can not.
- the *write\_expect* and *write\_actual* methods provide a means of pre-qualifying the incoming transactions before putting them into their respective queues for later comparison.

Although not done here, the scoreboard model might employ a timeout mechanism so it does not prevent the run phase from ending indefinitely.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM analysis imps to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might analysis port.

### ../../../uvmc/examples/connections/common/scoreboard.sv

```
//
     Copyright 2012 Synopsys, Inc
//
                                                              //
//
     Copyright 2021 Siemens EDA
                                                              //
//
                                                              //
//
     Licensed under the Apache License, Version 2.0 (the
                                                              //
//
     "License"); you may not use this file except in
                                                              //
     compliance with the License. You may obtain a copy of
//
                                                             //
//
     the License at
                                                              //
//
                                                              //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                              //
                                                              //
```

```
//
    Unless required by applicable law or agreed to in
                                                              //
//
    writing, software distributed under the License is
                                                             //
//
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                            //
//
    See the License for the specific language governing
                                                             //
    permissions and limitations under the License.
                                                             //
                                                        ----//
import uvm_pkg::*;
`include "uvm_macros.svh"
`uvm_analysis_imp_decl(_expect)
`uvm_analysis_imp_decl(_actual)
class scoreboard extends uvm_component;
  uvm_tlm_gp qe[$];
  uvm_tlm_gp qa[$];
  uvm_analysis_imp_expect #(uvm_tlm_gp,scoreboard) expect_in;
  uvm_analysis_imp_actual #(uvm_tlm_gp,scoreboard) actual_in;
   `uvm_component_utils(scoreboard)
  uvm_comparer comparer;
  bit raised_bit;
  uvm_phase run_ph;
   function new(string name, uvm_component parent=null);
      super.new(name, parent);
      expect_in = new("expect_in", this);
     actual_in = new("actual_in", this);
      run_ph = uvm_run_phase::get();
   endfunction : new
   function void build_phase(uvm_phase phase);
      if (comparer == null)
       comparer = new;
      comparer.show_max = 100;
   endfunction
  virtual function void write_expect(uvm_tlm_gp t);
    uvm_tlm_gp t_copy;
     $cast(t_copy, t.clone());
     `uvm_info("SB/EXPECT/RECV", {"\n", t.sprint()}, UVM_MEDIUM)
     qe.push_back(t_copy);
     if (!raised_bit) begin
      if( run_ph.phase_done != null ) begin
           run_ph.raise_objection(this, "expect received, waiting for actual");
           raised_bit = 1;
       end
     end
   endfunction
  virtual function void write_actual(uvm_tlm_gp t);
    uvm_tlm_gp t_copy;
     $cast(t_copy, t.clone());
     `uvm_info("SB/ACTUAL/RECV", {"\n", t.sprint()}, UVM_MEDIUM)
    qa.push_back(t_copy);
     if (!raised_bit) begin
      if( run_ph.phase_done != null ) begin
```

21.1 Description 75

```
run_ph.raise_objection(this, "actual received, waiting for expect");
           raised_bit = 1;
       end
     end
   endfunction
   virtual task run_phase(uvm_phase phase);
     uvm_tlm_gp e,a;
     // wait for both sides to deliver
     forever begin
       @(qa.size() && qe.size());
       e = qe.pop_front();
       a = qa.pop_front();
       if (!a.compare(e))
         `uvm_error("SB/MISCOMPARE",
           $sformatf("%m: There were %0d miscompares:\nexpect=%s\nactual=%s",
             comparer.result, e.sprint(), a.sprint()))
       if (raised_bit && !qa.size() && !qe.size()) begin
         phase.drop_objection(this, "all packets matched; queues are empty");
         raised_bit = 0;
       end
     end
   endtask
endclass
```

21.1 Description 76

# 22 Converters

This chapter shows how to write converters for your transactions. Converters facilitate data exchange between components residing in different languages.

If components were written in a common language, you could guarantee they exchanged compatible data simply by requiring they use the same transaction type. Such components are *strongly typed*. Any mismatch in type would be caught by the compiler.

Now let's say two components were developed such that each agreed more or less on the content of the transaction, but this time their transaction definitions were of different types. This condition always the case between components written in two different languages--they cannot possibly share a common transaction definition. To get such components talking to each other requires an adapter, or converter, that translates between the transaction types defined in each language.

### 22.1 Got Transactions?

UVM Connect imposes very few requirements on the transaction types being conveyed between TLM models in SV and SC, a critical requirement for enabling reuse of existing IP. The more restrictions imposed on the transaction type, the more difficult it will be to reuse the models that use them.

- No base classes required. It is not required that a transaction inherit from any base class to facilitate its conversion--in either SV or SC. The converter is ultimately responsible for all aspects of packing and unpacking the transaction object, and it can be implemented separately from the transaction proper.
- No factory registration required. It is not required that the transaction register with a factory--via a `uvm\_object\_utils` macro inside the transaction definition or by any other means.
- It is not required that the transaction provide conversion methods. The default converter used in SV will expect the transaction type to implement the UVM pack/unpack API, but you can specify a different converter for each or every UVMC connection you make. Your converter class may opt to do the conversion directly, or it can delegate to any other entity capable of performing the operation.
- It is not required that the members (properties) of the transaction classes in both languages be of equal number, equivalent type, and declaration order. The converter can adapt disparate transaction definitions at the same time it serializes the data. The following are valid and compatible UVM Connect transaction definitions, assuming a properly coded converter:

```
SV SC
class C; struct C {
  cmd_t cmd; long addr;
  shortint unsigned address; vector<char> data;
  int payload[MAX_LEN]; bool write;
endclass };
```

• In UVM SV, it is required that the transaction class constructor not define any required arguments. It may have arguments, but they all must have default values. The first constructor argument must be ~string name=""~.

### 22.2 Do You Need a Converter?

22 Converters 77

If your models exchange non-extended TLM Generic Payload transactions, you do not need to concern yourself with transaction or converter definition. TLM GP definitions and converters are provided by the libraries, so you may skip this section.

# 22.3 Easy When You Need Them

To enable non-TLM GP object transfer across the SV-SC boundary, you must define converters in both languages; UVMC makes this an easy process.

Defining a converter involves implementing two functions--do\_pack and do\_unpack--either inside your transaction definition or in a separate converter class. Although the means of conversion are similar between SV and SC, differences in these languages capabilities cause differences in conversion.

The following sections describe several options available to you for writing converters in SV and SC.

# 22.4 SV Conversion options

Here, we enumerate three different ways to define conversion functionality for your transaction type in SV.

We illustrate each of these options using the following packet definition.


#### 22.4.1 SV Transaction

```
class packet extends uvm_sequence_item;
  typedef enum { WRITE, READ, NOOP } cmd_t;
  `uvm_object_utils(packet)

  rand cmd_t cmd;
  rand int addr;
  rand byte data[$];
  ...
endclass
```

# 22.5 In-Transaction

This approach defines the conversion algorithm in transaction class itself.



A transaction in UVM is derives from *uvm\_sequence\_item*, which defines the *do\_pack* and *do\_unpack* virtual methods for users to implement the conversion functionality. This option is the recommended option for SV-based transactions.

To use this approach, you declare and define overrides for the virtual *do\_pack* and *do\_unpack* methods in your transaction class.

```
virtual function void do_pack (uvmc_packer packer);
virtual function void do_unpack (uvmc_packer packer);
```

Most transactions in SV should be defined this way, as it is prescribed by UVM and it works with UVM Connect's SV default converter. See Default Converters for details.

The following SV packet definition implements the *do\_pack* and *do\_unpack* methods using a set of small utility macros included in the UVM. These macros implement the same packing functionality as using the *packer* API or `*uvm\_field* macros, but are more efficient. See <u>UVMC Converter Example - SV In-Transaction</u> for a complete example of using this approach.

```
class packet extends uvm_sequence_item;
  typedef enum { WRITE, READ, NOOP } cmd t;
  `uvm_object_utils(packet)
  rand cmd_t cmd;
  rand int addr;
  rand byte data[$];
  constraint C_data_size { data.size inside {[1:16]}; }
  function new(string name="");
   super.new(name);
  endfunction
  virtual function void do_pack(uvm_packer packer);
   super.do_pack(packer);
    `uvm_pack_enum(cmd)
    `uvm_pack_int(addr)
    `uvm_pack_queue(data)
  endfunction
  virtual function void do_unpack(uvm_packer packer);
   super.do_unpack(packer);
    `uvm_unpack_enum(cmd,cmd_t)
    `uvm unpack int(addr)
   `uvm_unpack_queue(data)
  endfunction
endclass
```

When implementing the *do\_pack* and *do\_unpack* methods, you may call various methods of the provided *packer* object, or you can use a set of small, more efficient convenience macros, also provided in UVM.

The following packs an *addr* field using each approach. Our example above uses the small-macro approach.

```
virtual function void do_pack(uvm_packer packer);


`uvm_pack_int(addr) -or-
packer.pack_field(addr, $bits(addr)); //more overhead
```

22.5 In-Transaction 79

endfunction

### 22.6 Converter Class

For transactions not extending  $uvm\_sequence\_item$ , you can define a separate converter class extending  $uvmc\_converter \#(T)$ . You then specify this converter type when calling <u>The Connect Function</u>.



The following SV packet definition implements the *do\_pack* and *do\_pack* methods required of any custom converter. The same small macros used in the <u>In-Transaction</u> approach can be used in this approach. See <u>UVMC Converter Example - SV Converter Class</u> for a complete example.

```
class convert_packet extends uvmc_converter #(packet);
  static function void do_pack(packet t, uvm_packer packer);
    `uvm_pack_enum(t.cmd)
    `uvm_pack_int(t.addr)
    `uvm_pack_queue(t.data)
  endfunction

static function void do_unpack(packet t, uvm_packer packer);
    `uvm_unpack_enum(t.cmd,packet::cmd_t)
    `uvm_unpack_int(t.addr)
    `uvm_unpack_queue(t.data)
  endfunction


endclass
```

To use a custom converter for a specific TLM connection, specify its type when making connection using <u>The Connect Function</u>.

```
uvmc_tlm #(packet, convert_packet)::connect( ... );
```

### 22.7 Field Macros

This approach defines in-transaction conversion via `uvm\_field macro invocations.



22.6 Converter Class 80

While this approach also works with UVMC's default converter, it is far less desirable than the first <u>In-Transaction</u> option. The `uvm\_field macros provide a convenient means of implementing the do methods of uvm\_object for most data types, but they have recurring run-time costs and should be avoided, especially if your transaction is slated for widespread reuse, as with VIP-related transactions.

Beause this approach is also compatible with the default converter UVMC uses, so you will not need to specify the converter type when making connections with <u>The Connect Function</u>. See <u>UVMC Converter Example - SV In-Transaction via Field Macros</u> for a complete example of using this approach.

```
class packet extends uvm_sequence_item;

rand cmd_t cmd;
rand int unsigned addr;
rand byte data[$];

constraint C_data_size { data.size inside {[1:16]}; }

`uvm_object_utils_begin(packet)
   `uvm_field_int(cmd,UVM_ALL_ON)
   `uvm_field_int(addr,UVM_ALL_ON)
   `uvm_field_queue_int(data,UVM_ALL_ON)
   `uvm_object_utils_end

function new(string name="");
   super.new(name);
endfunction

endclass
```

While more succinct than our <u>In-Transaction</u> recommendation, we prefer optimizing for recurring run-time performance over one-time coding convenience. The macros' run-time performance is inferior, which affects every user of your transaction class in every simulation. Even small performance differences can be magnified and significantly affect the upper bound on performance speed-up with accelleration or emulation hardware. And, as stated before, post-macro-expansion yields hundreds more lines of code compared to implementations that do not employ the `uvm\_field macros. You may eventually have to wade through this code during your debug sessions. See <a href="http://verificationacademy.com-/uvm-ovm-/MacroCostBenefit">http://verificationacademy.com-/uvm-ovm-/MacroCostBenefit</a> for more detail on the topic of macro usage in UVM.

# 22.8 SC Conversion Options

Conversion of the transaction type in SC can be defined in at least four ways.

We illustrate each of these options using the following packet definition.

#### 22.8.1 SC Transaction

```
class packet {
  public:
    enum cmd_t { WRITE=0, READ, NOOP };
    cmd_t cmd;
    int addr;
    vector<char> data;
};
```

22.7 Field Macros 81

This transaction has no base class, no methods for packing or unpacking, no macros, etc. It is a simple container of data representing a bus transaction.


With SystemC, you are more easily able to decouple the transaction data from the algorithms that operate on the data. The SC transaction and converter definitions are typically in separate classes. Existing transaction definitions in SC can be used in a UVM Connect context by defining converters for them.

An external converter class requires that all transaction fields be public or have public accessor member functions. The *friend* construct in C++ lets you circumvent this protection, but it is not recommended.

# 22.9 Converter Specialization

Define a separate class for converting your transaction type.

In SC, conversion for a transaction is typically defined in a separate class called a *template specialization*. C++ allows you to specialize the default converter implementation for a specific transaction type, *T*.



The converter specialization for our *packet* type can be defined as follows

When implementing the converter's *do\_pack* and *do\_unpack* functions, you stream your transaction members to and from the *packer* variable, an instance of *uvmc\_packer* that is inherited from an internal base class.

To pack, you stream the fields into the *packer* 

```
packer << t.cmd << t.addr << t.data;</pre>
```

To unpack, you stream the fields from the *packer* 

```
packer >> t.cmd >> t.addr >> t.data;
```

22.8.1 SC Transaction 82

You can stream all the fields with one statement as shown above, or stream in separate statements, perhaps with some conditional and other code in between.


```
packer << t.cmd;
...
packer << t.addr;
...
packer << t.data;</pre>
```

With this approach, you will not need to specify the *CVRT* type parameter when calling <u>The Connect Function</u>. Your converter is automatically chosen by the compiler as an override (specialization) of the default converter. See <u>UVMC Converter Example - SC Converter Class</u> for a complete example of using this approach.

See <u>Converter Specialization</u>, <u>Macro-Generated</u>, next, for an approach that auto-generates the above converter specialization.

# 22.10 Converter Specialization, Macro-Generated

Invoke a convenience macro that defines the converter specialization for you.



The easist way to define a converter in SC is to invoke one of the <u>UVMC\_UTILS</u> macros. Using this option, our conversion class definition reduces to:

```
#include "uvmc.h"
using namespace uvmc;

UVMC_UTILS_3 (packet,cmd,addr,data)
```

That's it. The *UVMC\_UTILS\_3* macro expands into the converter specialization defined in <u>Converter Specialization</u>, exactly. These macros are the "good" macros; they expand into efficient, readable code exactly as you would write it. See <u>UVMC Converter Example - SC Converter Class</u>, <u>Macro-Generated</u> for a complete example of using this approach.

Keep the following in mind when using the UTILS macros

- The number suffix in the macro name indicates the number of members of the class being converted. UVMC supports up to 20 field members, i.e. up to UVMC\_UTILS\_20.
- The macros only support types for which the *uvmc\_packer* defines the << and >> operators. These include all C++ built-in types, strings, vectors, maps, and the SC types *sc\_bit*, *sc\_logic*, *sc\_bv*<*N*>, *sc\_lv*<*N*>, *sc\_int*<*N*>, *sc\_uint*<*N*>, *sc\_uint*<*N*>, *sc\_uint*<*N*>, and *sc\_time*. See <u>UVMC Type Support</u> for details.
- The UTILS macros also define the *operator*<< to the output stream for your transaction. This allows you to stream your transaction contents to *cout* and other output streams.


```
packet p;
...
cout << "Packet p contents are: " << p << endl;</pre>
```

- The UTILS definition of *operator*<< to the output stream may interfere with other functions that define *operator*<<(&ostream). In this case, use a <u>UVMC CONVERT</u> macro instead of the <u>UVMC UTILS</u> macro. The convert macros only define the converter specialization. They also support up to 20 field members.
- All fields named in the UTILS macro invocation must be public members of the transaction. If they are not, and these members have accessor functions, you can still define an external converter via Converter Specialization without the macros.

### 22.11 In-Transaction - SC

Define *do\_pack* and *do\_unpack* methods in the SC transaction itself.

Although this option works with SC's default converter, it is not recommended because it hard-codes the transaction to a particular packing and unpacking algorithm. Keeping the conversion functionality separate allows you to apply different conversion algorithms without having to modify or derive new transaction subtypes.



The following *packet* transaction definition provides both the content and conversion routines for the transaction. Because it is compatible with the default SC-side converter, you will not be required to specify converter class when connection with <u>The Connect Function</u>. See <u>UVMC Converter Example - SC In-Transaction</u> for a complete example of using this approach.

```
class packet;

public:
    enum cmd_t { WRITE=0, READ, NOOP };

cmd_t cmd;
    int addr;
    vector<char> data;

virtual void do_pack(uvmc_packer &packer) const {
    packer << t.cmd << t.addr << t.data;
}

virtual void do_unpack(uvmc_packer &packer) {
    packer >> t.cmd >> t.addr >> t.data;
}

};
```

# 22.12 Custom Adaptor

Define a custom converter for a transaction whose members differ in number, type, size, and declaration order from the corresponding transaction definition in the other language.



With UVMC support for a separate converter class, you are not limited to member-by-member, bit-compatible packing and unpacking. The only requirement is that the two sides' conversion routines agree on what and how data are represented in the bits being sent across the language boundary.

Thus, an array of four *bytes* in SV can be converted to a single *unsigned int* in SC. A single *longint* in SV can be mapped to many possible combinations of the SC integrals: *int[2]*, *char[8]*, *vector*<*char*>, *sc\_bit*<*64*>, *sc\_int*<*64*>, etc. See <u>UVMC Converter Example - SC Adapter Class</u> for a complete example of using a "full-custom" approach to transaction conversion.

### **22.13 Notes**

# 22.14 Type Support

UVM Connect supports most of the built in types, arrays, and even sub-objects as properties of your transaction class.

The *uvmc\_packer* supports packing and unpacking the following types

- bool
- char, unsigned char
- short, unsigned short
- int, unsigned int
- long, unsigned long
- long long, unsigned long long
- float
- double
- sc bit
- sc\_logic
- sc bv<N>
- sc\_int<N>
- sc uint<N>
- sc\_bigint<N>
- sc\_biguint<N>
- enums
- T[N], where T is one of the above types
- vector<T>, where T is one of the above types

- list<T>, where T is one of the above types
- map<KEY,T>, where KEY and T are among the above types

See <u>UVMC Type Support</u> for more detail and examples.

# 22.15 On (not) using `uvm\_field macros

The `uvm\_field macros hurt run-time performance, can make debug more difficult, and can not accommodate custom behaviors, for example, conditional packing based on the value of another field.

In UVM 1.1a and prior, <code>uvm\_tlm\_generic\_payload</code> uses the `uvm\_field macros. Its definition expands into almost 600 lines of code, and it's wrong. The data and data\_enable arrays should be packed according to the length and <code>byte\_enable\_length</code> fields, but the field macros do not accommodate this. They pack the entire data and byte\_enable buffers, even if one one byte is valid. Replacing the `uvm\_field macros with <code>do\_</code> method implementations is planned for UVM 1.1b. See <a href="http://verificationacademy.com-/uvm-ovm-/MacroCostBenefit">http://verificationacademy.com-/uvm-ovm-/MacroCostBenefit</a> for more on macro usage in UVM.

# 22.16 Packing Algorithm

To pass an object across the language boundary, UVM Connect first calls *converter.do\_pack*, which serializes the transaction contents to a simple bit-vector-like form. Upon return, your transaction's canonical representation will be stored inside the converter. UVM Connect retrieves and passes this canonical data across the language boundary using standard DPI-C.

On the target side, UVM Connect will unpack the canonical data into a new transaction object in the other language. To do this, UVM Connect first loads the data into the target-side converter. It then creates a new corresponding transaction object and passes it to converter.do\_unpack, which does the reverse operation as pack. The converter unpacks the canonical data into the new transaction object, effectively reconstituting the original transaction object in the other language. This resulting transaction is then sent to the connected TLM target.

On the SV side, the default converter's implementations of *do\_pack* and *do\_unpack* delegate the work to the pack and unpack methods of your *uvm\_object*-based transaction. If your transaction is not based on *uvm\_object* (or *uvm\_sequence\_item*), or if your transaction object does not implement *do\_pack* and *do\_unpack*, you must define a converter for that transaction.

Like the SV side, the default converter on the SC side delegates to *do\_pack* and *do\_unpack* methods of the transaction object, *T*. SC-side transactions typically do not implement a UVM-compatible pack/unpack interface. In most cases, you will need to define a converter for each transaction type in SC. Fortunately, the UVM Connect library makes this very easy.

# 22.17 Conversion on the return path

TLM2 communication is pass-by-reference, which we emulate in UVM Connect by copying back changes to the original transaction object upon return from every interface method call.

TLM1 communication is a pass-by-value message passing mechanism, so no conversion back to the original request object is done on the return path.

22.14 Type Support

# 22.18 Deletion on the return path

TLM2 rules mandate the same transaction object be used until the transaction execution is fully completed. This improves run-time efficiency.

For TLM2 blocking transport, the transaction is complete upon return, so it can be reused immediately in a subsequent call. The target should not retain a reference to any transaction object for this reason. It must copy the transaction before returning.

TLM2 non-blocking communication typically involves multiple calls back and forth between initiator and target. During this time, the same transaction object and its proxy on the other side are used throughout the call sequence. The target-side proxy object is not deleted (SC) or left for garbage collection (SV) until the returned status is TLM\_COMPLETED.

TLM1 communication is a pass-by-value message passing mechanism, so the proxy transaction object on the target side is deleted or left for garbage collection upon return from the target.

### 22.19 Default Converters

UVM Connect defines default converters in both SV and SC

All converters define *do\_pack* and *do\_unpack* static methods. UVMC calls upon these methods to convert an object into a form that can be transferred across the language boundary. UVMC defines default implementations of the converter, one each for SV and SC.

### 22.20 Default SV Converter

The default converter on the SV side is designed to work with *uvm\_object*-based UVM transactions. It delegates the actual work to the *pack* and *unpack* methods in the transaction, which in turn call the virtual user-defined methods, *do\_pack* and *do\_unpack*.

Our *packet* definition for the <u>In-Transaction</u> approach is compatible with the default SV converter. This converter, as well as any custom converters you may define, are required to extend from *uvmc\_converter* #(your\_trans\_type).

### 22.21 Default SC Converter

The default converter on the SC side is meant to mirror the default in SV--it delegates to *do\_pack* and *do\_unpack* methods of your transaction type.

```
template <typename T>
class uvmc_converter {
  public:

  static void do_pack(const T &t, uvmc_packer &packer) {
    t.do_pack(packer);
  }

  static void do_unpack(T &t, uvmc_packer &packer) {
    t.do_unpack(packer);
  }
};
```

Most SC transaction definitions won't use this default converter. Instead, a <u>Converter Specialization</u> is defined to handle your specific transaction type. The C++ compiler will then automatically choose your specialized definition over the default converter.

# 22.22 Converter Parameters and Methods

The following describes the type parameters and methods of the converter class.

#### 22.22.1 Parameters

The transaction type to be converted. The default converters requires T to provide the packing and unpacking functionality in *do\_pack* and *do\_unpack* methods.

#### 22.22.1.1 Methods

Packs the given object of type T. The default implementation in SV requires T be derived from uvm\_object, whose *do\_pack* implementation or `*uvm\_field* macros provide the packing functionality. The default implementation in SC requires T implement a *do\_pack* method with the following prototype:

```
void pack void do_pack (uvmc_packer &packer) const;
```

Unpacks into given object of type T. The default implementation in SV requires T be derived from do\_unpack, whose do\_unpack implementation or `uvm\_field macros provide the unpacking functionality. The default implementation in SC requires T implement an *do\_unpack* method with the following prototype:

```
void do_unpack (uvmc_packer &packer);
```

# 22.23 Converter Examples

The directory *UVMC\_HOME/examples/converters* contains several examples of transaction conversion in both SystemC (SC) and SystemVerilog (SV)

How a transaction is converted on one side does not effect your options on the other side. With four ways to convert a transaction in SC and three ways to do this in SV, there are a total of 12 combinations. We provide an example for each of these 12 combinations.

See <u>Quickstart 1-2-3 to running examples</u> for setup requirements for running the examples.

Specifically, you will need to have precompiled the UVM and UVMC libraries and set environment variables pointing to them.

\_\_\_\_\_

Use *make help* to view the menu of available examples

> make help

You'll get a menu similar to the following

UVMC EXAMPLES - CONVERTERS | Usage: make [UVM\_HOME=path] [UVMC\_HOME=path] <example> | where <example> is one or more of: ex01 : SV conversion done in UVM transaction SC conversion done in macro-generated converter class ex02 : SV conversion done in UVM transaction SC conversion done in separate converter class ex03 : SV conversion done in UVM transaction SC conversion done in transaction ex04 : SV conversion done in UVM transaction via field macros | SC conversion done in macro-generated converter class ex05 : SV conversion done in UVM transaction via field macros | SC conversion done in separate converter class ex06 : SV conversion done in UVM transaction via field macros | SC conversion done in transaction ex07 : SV conversion done in separate converter class; transaction is not based on uvm\_object SC conversion done in macro-generated converter class ex08 : SV conversion done in separate converter class; transaction is not based on uvm\_object SC conversion done in separate converter class ex09 : SV conversion done in separate converter class; transaction is not based on uvm\_object SC conversion done in transaction ex10 : SV conversion done in UVM transaction SC-side implements converter that converts and adapts to an otherwise incompatible transaction type ex11 : SV conversion done in UVM transaction via field macros | SC-side implements converter that converts and adapts to an otherwise incompatible transaction type |

```
ex12 : SV-side implements converter in separate class;
                transaction is not based on uvm_object
          SC-side implements converter that converts and adapts |
                to an otherwise incompatible transaction type
| UVM_HOME and UVMC_HOME specify the location of the source
| headers and macro definitions needed by the examples. You must
| specify their locations via UVM_HOME and UVMC_HOME environment
| variables or make command line options. Command line options
| override any envrionment variable settings.
| The UVM and UVMC libraries must be compiled prior to running
| any example. If the libraries are not at their default location |
| (UVMC_HOME/lib) then you must specify their location via the
| UVM_LIB and/or UVMC_LIB environment variables or make command
| line options. Make command line options take precedence.
| Other options:
   all : Run all examples
   clean : Remove simulation files and directories
   help : Print this help information
    _____
```

### To run just one example

```
> make ex01
```

This compiles and runs Example 1, which demonstrates the recommended converter implementation option in both SC and SV. The UVM source location is defined by the *UVM\_HOME* environment variable, and the UVM and UVMC compiled libraries are searched at their default location, ../../lib/uvmc\_lib.

### To run all examples

```
> make all
```

The *clean* target deletes all the simulation files produced from previous runs.

```
> make clean
```

You can combine targets in one command line

```
> make clean ex03
```

The following runs the 'ex10' example, providing the path to the UVM source and compiled library on the *make* command line.

```
//
    the License at
                                                                                  //
//
                                                                                  //
           http://www.apache.org/licenses/LICENSE-2.0
//
                                                                                  //
//
                                                                                  //
//
    Unless required by applicable law or agreed to in
                                                                                //
// Unless required by applicable law or agreed to in //
// writing, software distributed under the License is //
// distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied. //
// See the License for the specific language governing //
// See the License for the specific language governing //
// permissions and limitations under the License. //
//-----//
```

# 23 SC Macros

UVMC defines simple convenience macros for generating converter definitions and output stream operator (*operator*<<(*ostream*&)) so that you may use *cout* to print the contents of your SC transactions. These macros do not present any performance or debug difficulties beyond the very nature of their being macros. The code they expand into would be identical to code you would write yourself.

These macros are completely optional. You are encouraged to learn how to write converters and operator<<, perhaps using the macro definitions as templates to get you started.

### 23.1 UVMC CONVERT

Generate a converter specialization of *uvmc\_convert*<*T*> for the given transaction *TYPE*.

```
UVMC_CONVERT_N (TYPE, <list of N variables> )
UVMC_CONVERT_EXT_N (TYPE, BASE, <list of N variables> )
```

For the second form, the generated converter will pack/unpack the members in the provided *BASE* class before those in *TYPE*.

Invoke the macro whose numeric suffix equals the number of field members you wish to include in the pack, unpack, and print operations. These must all appear in the list of macro arguments in the order you want them streamed.

### 23.1.1 Example

```
UVMC_CONVERT_3( bus_trans, cmd, addr, data)
UVMC_CONVERT_EXT_1 (bus_error, bus_trans, crc)
```

The first macro generates a converter for the *bus\_trans* class. Three member variables of *bus\_trans* are included in the pack and unpack operations, in the order given: *cmd*, *addr*, and *data*. If there were other members in *bus\_trans*, they will not be included in the converter implementations.

The second macro generates a converter and *operator*<< for the *bus\_error* class. Packing, unpacking, and output streaming for the base type, *bus trans* is performed first, followed by the *crc* field in *bus error*.

The macros above generate the following code

```
template <>
class uvmc_converter<bus_trans> {
  public:
    static void do_pack(const bus_trans &t, uvmc_packer &packer) {
      packer << cmd << addr << data;
    }
    static void do_unpack(bus_trans &t, uvmc_packer &packer) {
      packer >> cmd >> addr >> data;
    }
};

template <>
class uvmc_converter<bus_error> {
    public:
    static void do_pack(const bus_error &t, uvmc_packer &packer) {
```

23 SC Macros 92

```
uvmc_converter<base_trans>::do_pack(t,packer);
  packer << crc;
}
static void do_unpack(bus_error &t, uvmc_packer &packer) {
  uvmc_converter<base_trans>::do_unpack(t,packer);
  packer >> crc;
}
};
```

### 23.1.1.1 Usage notes

- The default converter delegates to *T.do\_pack* and *T.do\_unpack*. For transactions that do not possess these member functions (likely most), use one of these macros to generate a simple converter class that packs and unpacks your transaction from outside your transaction class.
- All class members given in the list must be public members.
- The *uvmc\_packer* must provide *operator>>* and *operator<<* for all the types passed in the list. See <u>UVMC Type Support</u> for a list of supported types.
- These macros define a simple converter that does bit-by-bit packing and unpacking in the order provided. Any customized conversions would require you write your own converter. See <u>Converter Specialization</u> for details.
- The macros support up to 20 member variables, i.e. up through UVM\_UTILS\_20 and UVM\_UTILS\_EXT\_20.

### 23.2 UVMC PRINT

Generate an *operator*<<(ostream&) implementation for use with *cout* and other output streams for the given transaction *TYPE*.

```
UVMC_PRINT_<N> (TYPE, <list of N variables> )
UVMC_PRINT_EXT_<N> (TYPE, BASE, <list of N variables> )
```

For the second form, the generated output stream operator will stream the contents of the provided *BASE* class before streaming those of *TYPE*.

Invoke the macro whose numeric suffix equals the number of field members you wish to include in the pack, unpack, and print operations. These must all appear in the list of macro arguments in the order you want them streamed.

### **23.2.1 Example**

```
UVMC_PRINT_3( bus_trans, cmd, addr, data)
UVMC_PRINT_EXT_1 (bus_error, bus_trans, crc)
```

The first macro generates an *operator*<< for the *bus\_trans* class. Three member variables of *bus\_trans* are included in the output stream operation, in the order given: cmd, addr, and data. If there were other members in *bus\_trans*, they will not be included in the *operator*<< implementations.

The second macro generates an *operator*<< for the *bus\_error* class. Output streaming for the base type, *bus\_trans* is performed first, followed by the *crc* field in *bus\_error*.

The macros above generate the following code

```
template <>
```

23.1.1 Example 93

```
class uvmc_print<bus_trans> {
 public:
  static void do_print(const bus_trans& t, ostream& os=cout) {
    os << hex << "cmd" ":" << t.cmd << " "
                 "addr" ":" << t.addr << " "
                 "data" ":" << t.data << dec;
  static void print(const bus_trans& t, ostream& os=cout) {
   os << "'{";
    do_print(t,os);
   os << " }";
} ;
ostream& operator << (ostream& os, const bus_trans& v) {</pre>
 uvmc_print<bus_trans>::print(v,os);
template <>
class uvmc_print<bus_error> {
 public:
  static void do_print(const bus_error& t, ostream& os=cout) {
   uvmc_print<bus_trans>::do_print(t,os);
   os << " ";
   os << hex << "crc" ":" << t.cmd << " "
  static void print(const bus_error& t, ostream& os=cout) {
    os << "'{";
    do_print(t,os);
    os << " }";
} ;
ostream& operator << (ostream& os, const bus_error& v) {</pre>
 uvmc_print<bus_error>::print(v,os);
```

### 23.2.1.1 Usage notes

- All class members given in the list must be public members
- An *operator*<<(*ostream*) must be defined for each class member type listed. This is true for integral, string, and SystemC data types. UVMC also defines *operator*<<(*ostream&*) for STL *vector*<*T*>, *map*<*KEY*,*T*>, and *list*<*T*> types.
- The macros support up to 20 member variables, i.e. UVM\_UTILS\_20 and UVM\_UTILS\_EXT\_20.

Before using these macros, be sure the #include the appropriate headers that define ostream and other I/O utilities.

```
#include <iostream>
#include <iomanp>
```

### 23.3 UVMC UTILS

Generate both a converter specialization and output stream *operator* << for the given transaction *TYPE*.

```
UVMC_UTILS_<N> (TYPE, <list of N variables> )
UVMC_UTILS_EXT_<N> (TYPE, BASE, <list of N variables> )
```

23.2.1 Example 94

For the second form, the generated converter and output stream operator will perform the operation in *BASE* before doing the same in *TYPE*.

Invoke the macro whose numeric suffix equals the number of field members you wish to include in the pack, unpack, and print operations.

The *UVMC\_UTILS* macro simply calls the corresponding *UVMC\_CONVERT* and *UVMC\_PRINT* macros. See <u>UVMC\_CONVERT</u> and <u>UVMC\_PRINT</u> for detailed usage information.

### **23.3.1 Example**

```
UVMC_UTILS_3( bus_trans, cmd, addr, data)
UVMC_UTILS_EXT_1 (bus_error, bus_trans, crc)
```

The first macro generates converter and output stream implementions for *bus\_trans*. Three member variables are included in the pack, unpack, and output stream operations, in the order given: *cmd*, *addr*, and *data*. If there were other members in *bus\_trans*, they will not be included in the converter or *operator*<< implementations.

The second macro generates a converter and *operator*<< for the *bus\_error* class. Packing, unpacking, and output streaming for the base type, *bus\_trans* is performed first, followed by the *crc* field in *bus\_error*.

The code that these macros expand into are provided in the descriptions of <u>UVMC\_CONVERT</u> and <u>UVMC\_PRINT</u>.

23.3 UVMC UTILS 95

# 24 <u>UVMC Converter Example - SC Converter Class</u>

This example demonstrates how to define an external converter class for a given transaction type. The user-defined converter class is a template specialization of the default converter,  $uvmc\_converter < T >$ .



Because most SC transactions do not implement the pack and unpack member functions required by the default converter, a template specialization of *uvmc\_converter*<*T*> is usually required.

You can define a template specialization for your transaction as in this example, or you could use one of the <u>UVMC UTILS</u> macros to generate a definition for you. See <u>UVMC Converter Example - SC Converter</u> Class, Macro-Generated for details.

# 24.1 <u>User Library</u>

This section defines a "user library" consisting of a *packet* transaction class and a generic consumer model. This example will define a converter for this packet, then connect an instance of the consumer with an SV-side producer using a blocking transport interface conveying that transaction.

```
namespace user_lib {
   class packet_base
   {
      public:
      enum cmd_t { WRITE=0, READ, NOOP };

      cmd_t cmd;
      unsigned int addr;
      vector<unsigned char> data;
   };

   class packet : public packet_base
   {
      public:
      int extra_int;
   };

   // a generic target with a TLM2 b_transport export
   #include "consumer.cpp"
}
```

### 24.2 Conversion code

This section defines a converter specialization for our 'packet' transaction type.

We can not use the default converter because it delegates to *pack* and *unpack* methods of the transaction, which our packet class doesn't have. So, we define a converter template specialization for our packet type. You would implement a transaction converter for your specific transaction type in much the same manner.

The definition of a SC-side converter specialization is so regular that a set of convenient macros have been developed to produce a converter class definition for you. See <u>UVMC Converter Example - SC Converter Class, Macro-Generated</u> for for an example of using the <u>UVMC UTILS</u> macros. See <u>UVMC PRINT</u> for how to define *operator*<<(ostream&) so you can print your transaction contents to *cout* or any other output stream.

```
#include "uvmc.h"
using namespace uvmc;
using namespace user_lib;
template <>
struct uvmc_converter<packet_base> {
 static void do_pack(const packet_base &t, uvmc_packer &packer) {
   packer << t.cmd << t.addr << t.data;</pre>
 static void do_unpack(packet_base &t, uvmc_packer &packer) {
   packer >> t.cmd >> t.addr >> t.data;
};
template <>
struct uvmc_converter<packet> {
  static void do_pack(const packet &t, uvmc_packer &packer) {
   uvmc_converter<packet_base>::do_pack(t,packer);
   packer << t.extra_int;</pre>
  static void do_unpack(packet &t, uvmc_packer &packer) {
   uvmc_converter<packet_base>::do_unpack(t,packer);
    packer >> t.extra_int;
} ;
UVMC_PRINT_3 (packet_base, cmd, addr, data)
UVMC_PRINT_EXT_1 (packet, packet_base, extra_int)
```

# 24.3 Testbench code

This section defines our testbench environment. In the top-level module, we instantiate the generic consumer model. We also register the consumer's 'in' export to have a UVMC connection with a lookup string 'stimulus'. The SV-side will register its producer's 'out' port with the same 'stimulus' lookup string. UVMC will match these two strings to complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

```
class sc_env : public sc_module
{
  public:
    consumer<packet> cons;

  sc_env(sc_module_name nm) : cons("cons") {
    uvmc_connect(cons.in, "stimulus");
  }
};
```

24.2 Conversion code 97


```
// Define sc_main, the vendor-independent means of starting a
// SystemC simulation.

int sc_main(int argc, char* argv[])
{
   sc_env env("env");
   sc_start();
   return 0;
}
```

24.3 Testbench code 98

# 25 <u>UVMC Converter Example - SC Converter Class</u>, Macro-Generated

This example demonstrates how to define an external converter for a transaction class using a <u>UVMC UTILS</u> macro. The macro expands into a template specialization of  $uvmc\_converter < T >$  for your type T, overriding the default converter's implementation. An example showing how to write such a template specialization without the convenience macros can be found in <u>UVMC Converter Example - SC Converter Class</u>.



In SC, a separate converter class definition is usually required because most SC transactions do not implement the pack and unpack member functions required by the default converter. To <u>UVMC UTILS</u> macros can be used to quickly define a converter for your transaction type. The macro would expand into the same code you would write directly, so these macros do not suffer from the performance and debug costs associated with other macros such as the `uvm\_field macros.

The UTILS macros also defined *operator*<< for the output stream (e.g. cout). With this, we can print the transaction contents to any output stream. For example:

```
packet p;
// initialize p...
cout << p;</pre>
```

This produces output similar to

```
'{cmd:2 addr:1fa34f22 data:'{4a, 27, de, a2, 6b, 62, 8d, 1d, 6}}
```

Template specializations are chosen automatically by the C+ compiler, so you will not need to explicitly specify your converter type when connecting via *uvmc\_connect*.

## 25.1 <u>User Library</u>

This section defines a transaction class and generic consumer model. We will define a converter for this packet, then connect an instance of the consumer with an SV-side producer using a blocking transport interface conveying that transaction.

```
namespace user_lib {
  class packet_base
  {
    public:
    enum cmd_t { WRITE=0, READ, NOOP };
    cmd_t cmd;
    unsigned int addr;
```

```
vector<unsigned char> data;
};

class packet : public packet_base
{
   public:
   int extra_int;
};
```

### 25.2 Conversion code

This section defines a converter for our *packet* transaction type using a <u>UVMC\_UTILS</u> macro for each class in the *packet* inheritance hierarchy..

The definition of the SC-side template specialization is so regular that a set of convenient macros have been developed to produce a converter class definition for you. You need to invoke one of these macros, depending on the number of fields in your transaction class and whether it inherits from a base class.

```
#include "uvmc.h"
using namespace uvmc;
using namespace user_lib;

UVMC_UTILS_3 (packet_base, cmd, addr, data)
UVMC_UTILS_EXT_1 (packet, packet_base, extra_int)
```


### 25.3 Testbench code

This section defines our testbench environment. In the top-level module, we instantiate the generic consumer model. We also register the consumer's 'in' export to have a UVMC connection with a lookup string 'stimulus'. The SV-side will register its producer's 'out' port with the same 'stimulus' lookup string. UVMC will match these two strings to complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

25.1 User Library 100

## 26 <u>UVMC Converter Example - SC In-Transaction</u>

This example's packet class defines *do\_pack* and *do\_unpack* methods that are compatible with the default converter in SC. The default converter merely delegates conversion to these two methods in the transaction class.



This approach is not very common in practice, as it couples your transaction types to the UVMC library.

Instead of defining member functions of the transaction type to do conversion, you should instead implement a template specialization of uvmc\_convert<T>. This leaves conversion knowledge outside your transaction proper, and allows you to define different conversion algorithms without requiring inheritance.

## 26.1 <u>User Library</u>

This section defines a transaction class and generic consumer model. The transaction implements the *do\_pack* and *do\_unpack* methods required by the default converter.

Packing and unpacking involves streaming the contents of your transaction fields into and out of the *packer* object provided as an argument to *do\_pack* and *do\_unpack*. The packer needs to have defined *operator* << for each type of field you stream. See <u>UVMC Type Support</u> for a list of supported transaction field types.

```
namespace user_lib {
  using namespace uvmc;
  class packet_base
  {
    public:
        enum cmd_t { WRITE=0, READ, NOOP };
    cmd_t cmd;
    unsigned int addr;
    vector<unsigned char> data;
    virtual void do_pack(uvmc_packer &packer) const {
        packer << cmd << addr << data;
    }
    virtual void do_unpack(uvmc_packer &packer) {
        packer >> cmd >> addr >> data;
    }
};
class packet : public packet_base
    {
```

```
public:
unsigned int extra_int;

virtual void do_pack(uvmc_packer &packer) const {
   packet_base::do_pack(packer);
   packer << extra_int;
}

virtual void do_unpack(uvmc_packer &packer) {
   packet_base::do_unpack(packer);
   packer >> extra_int;
}
};

// a generic target with a TLM2 b_transport export
#include "consumer.cpp"
```

### 26.2 Conversion code

We do not need to define an external conversion class because it conversion is built into the transaction proper. The default converter will delegate to our transaction's *do\_pack* and *do\_unpack* methods.

We do, however, define *operator*<< (*ostream&*) for our transaction type using <u>UVMC\_PRINT</u> macros. With this, we can print the transaction contents to any output stream.

For example

```
packet p;
...initialize p...
cout << p;</pre>
```

This produces output similar to

```
'{cmd:2 addr:1fa34f22 data:'{4a, 27, de, a2, 6b, 62, 8d, 1d, 6}}
```

You can invoke the macros in any namepace in which the uvmc namespace was imported and the macros #included.

```
using namespace user_lib;
UVMC_PRINT_3 (packet_base, cmd, addr, data)
UVMC_PRINT_EXT_1 (packet, packet_base, extra_int)
```

## 26.3 Testbench code

This section defines our testbench environment. In the top-level module, we instantiate the generic consumer model. We also register the consumer's *in* export to have a UVMC connection with a lookup string, *stimulus*. The SV-side will register its producer's *out* port with the same lookup string. UVMC will match these two strings to complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

```
class sc_env : public sc_module
{
```

26.1 User Library 102

```
public:
    consumer<packet> cons;

sc_env(sc_module_name nm) : cons("cons") {
        uvmc_connect(cons.in, "stimulus");
    };

// Define sc_main, the vendor-independent means of starting a
// SystemC simulation.

int sc_main(int argc, char* argv[]) {
    sc_env env("env");
    sc_start();
    return 0;
}
```

26.3 Testbench code

## 27 <u>UVMC Converter Example - SC Adapter Class</u>

This example demonstrates how to define a custom converter for a transaction class whose members differ in number, type, and size from the corresponding transaction definition in SV. This situation can arise in cases where the transaction types are pre-existing in both SC and SV yet have compatible content.



Because most SC transactions do not implement the pack and unpack member functions required by the default converter, a template specialization definition is required. A template specialization can be defined by hand or via a <a href="UVMC UTILS">UVMC UTILS</a> macro, which defines the same converter specialization plus the operator<< for the default output stream (cout). This allows you to print your packet contents using cout << my\_packet;

Template specializations are chosen automatically by the C+ compiler, so you will not need to specify the converter type explicitly when connecting via <u>The Connect Function</u>.

## 27.1 <u>User Library</u>

This section defines a transaction class and generic consumer model. We will define a converter for this packet, then connect an instance of the consumer with an SV-side producer using a blocking transport interface conveying that transaction.

```
namespace user_lib {
  class packet
  {
    public:
    short addr_hi;
    short addr_lo;
    unsigned int payload[4];
    char len;
    bool write; // 1=write, 0=read
  };
}
```

### 27.2 Conversion code

This section defines a converter specialization for our 'packet' transaction type. We can not use the default converter because it delegates to *pack* and *unpack* methods of the transaction, which our packet class doesn't have.

So, we define a converter template specialization for our packet type. Your transaction converters would implement the same template.

The definition of a SC-side converter specialization is so regular that a set of convenient macros have been developed to produce a converter class definition for you. You would invoke one of the macros from the set, depending on the number of fields in your transaction class and whether it inherits from a base class. See <a href="UVMC Converter Example - SC Converter Class">UVMC Converter Example - SC Converter Class</a>, Macro-Generated for for an example of using the <a href="UVMC UTILS">UVMC UTILS</a> macros.

The corresponding transaction in SV declares the following fields, split across two classes (one inheriting from the other), in the given order.

```
class packet_base extends uvm_sequence_item:
  typedef enum {WRITE, READ, NOOP} cmd_t;
  cmd_t cmd;
  int addr;
  byte data[$];
endclass

class packet:
  int extra_int;
endclass
```

If we could define our SC-side transaction to suit this definition, we'd mirror the types, declaration order, and even the inheritance hierarchy. In this example, however, we are faced with having to adapt to a pre-existing transaction type.

When writing the converters on the SV and SC side, we can choose three different ways:

- 1: Let the SC converter pack/unpack normally; implement a custom SV converter to convert according to how the SC side expects to receive the bits.
- 2: Let the SV converter pack/unpack normally; implement a SC converter specialization of the default SC converter to convert according to how the SV side expects to receive the bits.
- 3: Let the SV converter pack/unpack normally; implement a subtype to the SC converter specialization to convert according to how the SV side expects to receive the bits. Specify the custom converter type when calling uvmc\_connect.

A converter specialization, e.g. *template* <> *class uvmc\_converter*<*packet*>, should be reserved for converting the SC transaction as it is defined, streaming each field in order and without adaptation. It should not be used to adapt to a custom mapping on the SV side, as in this example. For this reason, option 3 is the best.

The *packet* transaction in SV will be packed normally: *cmd*, *addr*, *data*, and *extra\_int*. The SV packetized bits, assuming 3 bytes in the data array, looks like this:

In SC, we shall adapt as follows

- map the 32-bit *cmd* from SV to a single *bool* in SV
- map the 32-bit addr from SV to two addr lo and addr hi 16-bit values in SC

27.2 Conversion code 105

• map the data byte array data from SV to an integer array in SV

When dealing with built-in types, you should account for the endianess of your machine's architecture. This example assumes a little-endian architecture.

```
#include <vector>
#include <iomanip>
using std::vector;
#include "uvmc.h"
using namespace uvmc;
using namespace user_lib;
struct packet_converter : public uvmc_converter<packet>
  static void do_pack(const packet &t, uvmc_packer &packer) {
    int cmd_tmp;
    if (t.write)
     cmd\_tmp = 0;
    else
      cmd\_tmp = 1;
    packer << cmd_tmp</pre>
           << t.addr_lo << t.addr_hi
           << (int)(t.len) << t.payload;
  }
  static void do_unpack(packet &t, uvmc_packer &packer) {
    int cmd_tmp;
    vector<unsigned char> data_tmp;
    packer >> cmd_tmp >> t.addr_lo >> t.addr_hi >> data_tmp;
    t.len = data_tmp.size();
    if (cmd\_tmp == 0)
      t.write = 1;
    else if (cmd_tmp == 1)
      t.write = 0;
    else
      cout << "packet cmd from SV side has unsupported value "</pre>
           << cmd_tmp << endl;
    for (int i=0; i<4; i++)
      t.payload[i]=0;
    for (int i=0; i<4; i++) {
      for (int j=0; j<4; j++) {
        if ((i*4+j)<t.len) {
         int b;
          b = data_tmp[i*4+j] << (8*j);
          t.payload[i] = t.payload[i] | b;
        else {
          break;
      }
    }
  }
};
UVMC_PRINT_4 (packet, addr_hi, addr_lo, len, write)
```

27.2 Conversion code 106

### 27.3 Testbench code


This section defines our testbench environment. In the top-level module, we instantiate the generic consumer model. We also register the consumer's 'in' export to have a UVMC connection with a lookup string 'stimulus'. The SV-side will register its producer's 'out' port with the same 'stimulus' lookup string. UVMC will match these two strings to complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

```
#include "systemc.h"
#include "tlm.h"
using namespace sc_core;
using namespace tlm;
// a generic target with a TLM2 b_transport export
#include "consumer2.cpp"
class sc_env : public sc_module
 public:
 consumer<packet> cons;
 sc_env(sc_module_name nm) : cons("cons") {
   uvmc_connect<packet_converter>(cons.in, "stimulus");
  }
} ;
// Define sc_main, the vendor-independent means of starting a
// SystemC simulation.
int sc_main(int argc, char* argv[])
 sc_env env("env");
 sc_start();
 return 0;
```

27.3 Testbench code 107

## 28 <u>UVMC Converter Example - SV In-Transaction</u>

This example shows how to implement the conversion routines in UVM-style transaction in the virtual *do\_pack* and *do\_unpack* functions inherited from the *uvm\_object* base class.



Most SV transactions extend *uvm\_sequence\_item*, which extends *uvm\_object*, which defines virtual *do\_pack* and *do\_unpack* methods for override in user-defined transaction types. The UVMC's default converter for SV works for these types of transactions. Defining SV-side transactions in this way minimizes the extra code needed to make a cross-language connection.

## 28.1 <u>User Library</u>

This section defines a transaction class, *packet*, that indirectly extends *uvm\_object*. It also defines a generic producer model via an `include. All transactions and components in the user library should be written to be independent of context, i.e. not assume a UVMC or any other outside connetion.

The `uvm\_pack\_\* and `uvm\_unpack\_\* macros expand into two or so lines of code that are more efficient than using the packer's API directly. These macros are part of the UVM standard and are documented under the *Macros* heading in the UVM Reference Manual.

```
package user_pkg;
  `include "uvm_macros.svh"
  import uvm_pkg::*;
  class packet_base extends uvm_sequence_item;
    `uvm_object_utils(packet_base)
    typedef enum { WRITE, READ, NOOP } cmd_t;
    rand cmd_t cmd;
    rand int addr;
    rand byte data[$];
    function new(string name="");
      super.new(name);
    endfunction
    constraint c_data_size { data.size() inside { [1:10] }; }
    virtual function void do_pack(uvm_packer packer);
      `uvm_pack_enum(cmd)
      `uvm_pack_int(addr)
      `uvm_pack_queue(data)
    endfunction
```

```
virtual function void do_unpack(uvm_packer packer);
      `uvm_unpack_enum(cmd,cmd_t)
      `uvm_unpack_int(addr)
      `uvm_unpack_queue(data)
    endfunction
    virtual function string convert2string();
      return $sformatf("cmd:%s addr:%h data:%p",cmd,addr,data);
    endfunction
  endclass
  class packet extends packet_base;
    `uvm_object_utils(packet)
    rand int extra_int;
    function new(string name="");
      super.new(name);
    endfunction
    virtual function void do_pack(uvm_packer packer);
      super.do_pack(packer);
      `uvm_pack_int(extra_int)
    endfunction
    virtual function void do_unpack(uvm_packer packer);
      super.do_unpack(packer);
      `uvm_unpack_int(extra_int)
    endfunction
    virtual function string convert2string();
      return $sformatf("%s extra_int:%h", super.convert2string(), extra_int);
    endfunction
  endclass
  `include "producer.sv"
endpackage : user_pkg
```

## 28.2 Conversion code

This section is empty because our conversion functionality is built into the transaction proper.

```
/*** No external conversion code needed ***/
```

### 28.3 Testbench code

This section defines our testbench environment. In the env's *build* function, we instantiate the generic producer model. In the *connect* method, we register the producer's *out* port for UVMC connection using the lookup string 'stimulus'. The SC-side will register its consumer's *in* port with the same lookup string. UVMC will match these two strings and complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

28.1 User Library 109


Because our *packet* class implements the requisite *do\_pack* and *do\_unpack* methods, we can leverage UVMC's default converter, which delegates to these methods. When making the uvmc\_tlm::connect call, we do not need to specify a custom converter type--only the transaction type.

```
module sv_main;
  `include "uvm_macros.svh"
  import uvm_pkq::*;
  import uvmc_pkg::*;
  import user_pkg::*;
  // Define env with connection specifying custom converter
  class sv_env extends uvm_env;
    producer #(packet) prod;
    `uvm_component_utils(sv_env)
    function new(string name, uvm_component parent=null);
      super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
      prod = new("prod", this);
    endfunction
    function void connect_phase(uvm_phase phase);
      uvmc_tlm #(packet)::connect(prod.out, "stimulus");
    endfunction
  endclass
  sv_env env;
  initial begin
   env = new("env");
   run_test();
  end
endmodule
```

28.3 Testbench code

## 29 <u>UVMC Converter Example - SV In-Transaction via</u> Field Macros

This example shows a UVM-style transaction that uses the `uvm\_field macros to implement the required conversion functionality.



UVMC's default converter for SV works for these types of transactions. Direct implementation of the *do\_pack* and *do\_unpack* methods are preferred over using the `*uvm\_field* macros because of the performance impact and low debug support associated with these macros. See "Are UVM Macros Evil? A Cost Beneifit Analysis" white paper for detailed analysis of the `*uvm\_field* and other UVM macros.

## 29.1 <u>User Library</u>

This section defines a transaction class, *packet*, that indirectly extends *uvm\_object*. It also defines a generic producer model via an `include. All transactions and components in the user library should be written to be independent of context, i.e. not assume a UVMC or any other outside connetion.

The `uvm\_field macros expand into hundreds of lines of code, perhaps thousands depending on the number and type of fields in your transaction. See the example showing direct implementation of do\_pack and do\_unpack for a better solution.

```
package user_pkg;
  `include "uvm_macros.svh"
  import uvm_pkg::*;
  class packet_base extends uvm_sequence_item;
    typedef enum { WRITE, READ, NOOP } cmd_t;
    rand cmd_t cmd;
    rand int addr;
    rand byte data[$];
    function new(string name="");
      super.new(name);
    endfunction
    constraint c_data_size { data.size() inside { [1:10] }; }
    `uvm_object_utils_begin(packet_base)
      `uvm_field_enum(cmd_t,cmd,UVM_ALL_ON)
      `uvm_field_int(addr,UVM_ALL_ON)
      `uvm_field_queue_int(data,UVM_ALL_ON)
    `uvm_object_utils_end
```

```
virtual function string convert2string();
      return $sformatf("cmd:%s addr:%h data:%p",cmd,addr,data);
    endfunction
  endclass
  class packet extends packet_base;
    rand int extra_int;
    function new(string name="");
      super.new(name);
    endfunction
    `uvm_object_utils_begin(packet)
      `uvm_field_int(extra_int,UVM_ALL_ON)
    `uvm_object_utils_end
    virtual function string convert2string();
      return $sformatf("%s extra_int:%h", super.convert2string(), extra_int);
    endfunction
  endclass
  `include "producer.sv"
endpackage : user_pkg
```

### 29.2 Conversion code

This section is empty because our conversion functionality is built into the transaction type proper.

```
/*** No external conversion code needed ***/
```

### 29.3 Testbench code

This section defines our testbench environment. In the env's *build* function, we instantiate the generic producer model. In the *connect* method, we register the producer's *out* port for UVMC connection using the lookup string 'stimulus'. The SC-side will register its consumer's *in* port with the same lookup string. UVMC will match these two strings and complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

Because our *packet* class implements the requisite *do\_pack* and *do\_unpack* methods, we can leverage UVMC's default converter, which delegates to these methods. When making the uvmc\_tlm::connect call, we do not need to specify a custom converter type--only the transaction type.

```
module sv_main;
   `include "uvm_macros.svh"
   import uvm_pkg::*;
   import uvmc_pkg::*;
   import user_pkg::*;

// Define env with connection specifying custom converter
```


29.1 User Library 112

```
class sv_env extends uvm_env;
   producer #(packet) prod;
    `uvm_component_utils(sv_env)
    function new(string name, uvm_component parent=null);
      super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
      prod = new("prod", this);
   endfunction
   function void connect_phase(uvm_phase phase);
     uvmc_tlm #(packet)::connect(prod.out, "stimulus");
   endfunction
 endclass
 sv_env env;
 initial begin
   env = new("env");
   run_test();
endmodule
```

29.3 Testbench code

## 30 <u>UVMC Converter Example - SV Converter Class</u>

This example demonstrates how to define a custom converter for a transaction class that does not extend from  $uvm\_object$ .



Most SV transactions extend *uvm\_object* and implement the *do\_pack* and *do\_unpack* methods. The default converter for SV works for these types of transactions, so in most cases you will not need to define an external converter class.

To apply the external converter to a particular cross-language connection, specify it as a type parameter when registering a UVMC connection

```
uvmc_tlm #(packet, my_converter)::connect( some_port, "some_lookup");
```

## 30.1 <u>User Library</u>

This section defines a transaction class, *packet*, that does not extend from any base class. It also defines a generic producer model via `include. All transactions and components in the user library should be written to be independent of context, i.e. not assume a UVMC or any other outside connection.

## 30.2 Conversion code

This section defines a converter for our 'packet' transaction type. We will later use this converter when registering cross-language connections to SC.

The `uvm\_pack\_\* and `uvm\_unpack\_\* macros expand into two or so lines of code that are more efficient than using the packer's API directly. These macros are part of the UVM standard and are documented under the *Macros* heading in the UVM Reference Manual.

```
package convert_pkg;
   `include "uvm_macros.svh"
   import uvm_pkg::*;
   import uvmc_pkg::*;
   import user_pkg::*;

class convert_packet_base extends uvmc_converter #(packet_base);
   static function void do_pack(packet_base t, uvm_packer packer);
    `uvm_pack_enum(t.cmd)
   `uvm_pack_int(t.addr)
   `uvm_pack_queue(t.data)
   endfunction
```

```
static function void do_unpack(packet_base t, uvm_packer packer);
      `uvm_unpack_enum(t.cmd,packet_base::cmd_t)
      `uvm_unpack_int(t.addr)
      `uvm_unpack_queue(t.data)
    endfunction
  endclass
  class convert_packet extends uvmc_converter #(packet);
    static function void do_pack(packet t, uvm_packer packer);
      convert_packet_base::do_pack(t,packer);
      `uvm_pack_int(t.extra_int)
    endfunction
    static function void do_unpack(packet t, uvm_packer packer);
      convert_packet_base::do_unpack(t,packer);
      `uvm_unpack_int(t.extra_int)
    endfunction
  endclass
endpackage
```

### 30.3 Testbench code

This section defines our testbench environment. In the top-level module, we instantiate the generic producer model. We also register the producer's 'out' port to have a UVMC connection with a lookup string 'stimulus'. The SC-side will register its consumer's 'in' port with the same 'stimulus' lookup string. UVMC will match these two strings and complete the cross-language connection, i.e. the SV producer's *out* port will be bound to the SC consumer's *in* export.

```
module sv_main;
  `include "uvm_macros.svh"
  import uvm_pkg::*;
  import uvmc_pkg::*;
  import user_pkg::*;
  import convert_pkg::*;
  // Define env with connection specifying custom converter
 class sv_env extends uvm_env;
    producer #(packet) prod;
    `uvm_component_utils(sv_env)
    function new(string name, uvm_component parent=null);
       super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
      prod = new("prod", this);
    endfunction
    function void connect_phase(uvm_phase phase);
      uvmc_tlm #(packet,uvm_tlm_phase_e,convert_packet)::
```

30.2 Conversion code 115

```
connect(prod.out, "stimulus");
endfunction

endclass

sv_env env;
initial begin
   env = new("env");
   run_test();
end
endmodule
```

30.3 Testbench code

## 31 UVMC Converter Common Code - consumer

## 31.1 Description

A generic consumer parameterized on the transaction type. Used to illustrate different converter options using the same consumer class. Functionally, this consumer merely prints the transaction and inverts its address and data before returning. The producer will verify that the address and data have been inverted, which proves reasonably that the transaction successfully made the round trip to SV and back.

#### ../../uvmc/examples/converters/consumer.cpp

```
//
//
     Copyright 2021 Siemens EDA
                                                             //
//
                                                              //
     Licensed under the Apache License, Version 2.0 (the
     "License"); you may not use this file except in
                                                              //
     compliance with the License. You may obtain a copy of
                                                             //
//
     the License at
                                                              //
//
                                                             //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                             //
//
                                                             //
//
    Unless required by applicable law or agreed to in
                                                             //
//
    writing, software distributed under the License is
                                                             //
//
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                             //
                                                             //
     See the License for the specific language governing
    permissions and limitations under the License.
                                                             //
```

template

## 32 <u>UVMC Converter Common Code - consumer2</u>

## 32.1 Description

A generic consumer parameterized on the transaction type. Used to illustrate different converter options using the same consumer class. Functionally, this consumer merely prints the transaction and inverts its address and data before returning. The producer will verify that the address and data have been inverted, which proves reasonably that the transaction successfully made the round trip to SV and back.

#### ../../uvmc/examples/converters/consumer2.cpp

```
//
//
     Copyright 2021 Siemens EDA
                                                             //
//
                                                              //
     Licensed under the Apache License, Version 2.0 (the
     "License"); you may not use this file except in
                                                              //
     compliance with the License. You may obtain a copy of
                                                             //
//
     the License at
                                                              //
//
                                                             //
//
         http://www.apache.org/licenses/LICENSE-2.0
                                                             //
//
                                                             //
//
    Unless required by applicable law or agreed to in
                                                             //
//
    writing, software distributed under the License is
                                                             //
//
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                             //
                                                             //
     See the License for the specific language governing
    permissions and limitations under the License.
                                                             //
```

template

## 33 UVMC Converter Common Code - SV Producer

## 33.1 Description

A generic producer parameterized on transaction type. Used to illustrate different converter options using the same producer class.

#### ../../uvmc/examples/converters/producer.sv

```
//
//-
                                                            --//
//
    Copyright 2021 Siemens EDA
                                                             //
//
                                                             //
//
    Licensed under the Apache License, Version 2.0 (the
//
    "License"); you may not use this file except in
                                                             //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                             //
//
                                                             //
         http://www.apache.org/licenses/LICENSE-2.0
//
                                                             //
//
                                                             //
//
    Unless required by applicable law or agreed to in
                                                             //
//
    writing, software distributed under the License is
                                                             //
//
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                             //
    See the License for the specific language governing
                                                             //
    permissions and limitations under the License.
class producer #(type T=int) extends uvm_component;
  uvm_tlm_b_transport_port #(T) out;
   int num_pkts;
   `uvm_component_param_utils(producer #(T))
   function new(string name, uvm_component parent=null);
     super.new(name, parent);
     out = new("out", this);
     num_pkts = 10;
   endfunction : new
   task run_phase (uvm_phase phase);
    uvm_tlm_time delay = new("delay", 1.0e-12);
    phase.raise_objection(this);
     for (int i = 1; i <= num_pkts; i++) begin</pre>
       int unsigned exp_addr;
      byte exp_data[$];
      T pkt = new(); //$sformatf("packet%0d",i));
       assert(pkt.randomize());
       delay.set_abstime(1,1e-9);
       exp_addr = ~pkt.addr;
       foreach (pkt.data[i])
```

```
exp_data[i] = ~pkt.data[i];
       `uvm_info("PRODUCER/PKT/SEND_REQ",
          $sformatf("SV producer request:\n %s", pkt.convert2string()), UVM_MEDIUM)
      out.b_transport(pkt,delay);
       `uvm_info("PRODUCER/PKT/RECV_RSP",
          $sformatf("SV producer response:\n %s\n", pkt.convert2string()), UVM_MEDIUM)
       if (exp_addr != pkt.addr)
         `uvm_error("PRODUCER/PKT/RSP_MISCOMPARE",
           $sformatf("SV producer expected returned address to be %h, got back %h",
                    exp_addr,pkt.addr))
       if (exp_data != pkt.data)
         `uvm_error("PRODUCER/PKT/RSP_MISCOMPARE",
           $sformatf("SV producer expected returned data to be %p, got back %p",
                      exp_data,pkt.data))
     end
     `uvm_info("PRODUCER/END_TEST","Dropping objection to ending the test",UVM_LOW)
    phase.drop_objection(this);
  endtask
endclass
```

33.1 Description 120

## 34 Fast packer converters

### 34.1 Introduction

Now that you've read the chapter on *Converters* and understand how to create custom variations of converters and packers, this section shows 2 special types of custom converters called *fast packers*.

Fast packers are designed to operate specifically on TLM generic payload (TLM GP) transaction types (i.e. SV class uvm\_tlm\_generic\_payload, SC class tlm\_generic\_payload) when the application passes them across UVM-Connect'ed sockets.

For the fast packer converter classes, the same technique described in the previous section for creating custom converter classes was used to create these particular converters for use on both sides of the UVM-Connect'ion.

## 34.2 Fast packer features

These "fast packers" add two features in contrast to their default converter counterparts,

- Improved performance
- Support for TLM generic payloads with no fixed limitations on data payload sizes (i.e. unlimited data payloads)

There are two flavors of fast packers,

```
    class uvmc_xl_converter
    class uvmc_tlm_gp_converter
```

The same class names were used for both the SV and SC versions of these classes.

The fast packer converter classes have both been enhanced for better performance than the default packers, and both support unlimited payloads. But there are slightly differing semantics for each of the two.

## 34.3 The class uvmc\_xl\_converter packer class

The **class uvmc\_xl\_converter** conforms in the strictest sense to the required semantics of the <u>TLM-2.0 base protocol</u> specifically with respect to <u>modifiability of attributes</u> (see IEEE 1666-2011 section on TLM-2.0 base protocol), and thus does not indiscriminately transfer all fields of the generic payload in both directions across the language boundary.

Rather it decides, depending on the mode of the transaction (<u>READ</u> or <u>WRITE</u>), and whether it is being transferred along the <u>forward</u>, <u>backward</u>, or <u>return</u> paths, which fields to transfer and which to leave alone.

For example WRITE transactions do not need to have the address, data, length, enables and control fields transferred long the return path - only the status.

READ transactions also do not need address, length, enables, transferred along the return path, only data and status. And furthermore for READs data does **not** need to be transferred along the forward/backward path (only return path).

These fine-tuned optimizations, along with some use of *pass-by-reference* semantics collectively have maximized the performance purely at the communication layers of the UVM-Connect'ion.

Additionally the **class uvmc\_xl\_converter** supports the passing of TLM GP *configuration extensions* that derive from **class uvmc\_xl\_config**. See the section on <u>Configuration extensions</u> for more details about how they can be used.

## 34.4 The class uvmc\_tlm\_gp\_converter packer class

The **class uvmc\_tlm\_gp\_converter** has the same features of unlimited payload size and efficient data payload passing techniques that use "C assist" and "pass by reference" that **class uvmc\_xl\_converter** above does, but it unconditionally transfers all fields of the generic payload along all paths without regard to <u>modifiability of attributes</u> which is more semantically compatible with the slower, size limited default packer, but which is less efficient that the **class uvmc\_xl\_converter** described above.

Both types of fast packers have been shown to be useful and are considered essential for different usage contexts.

## 34.5 How to use the fast packers

## 34.6 Specifying fast packers when uvmc\_connect() is called

To use the fast packers for a specific TLM connection that uses TLM GPs as the transaction type, specify the desired converter type when calling the **uvmc\_connect()** call.

Here is how it is done for the **class uvmc\_xl\_converter** variant,

• For SC side (see sc2sv2sc\_xl\_gp\_converter\_loopback.cpp for example):

```
int sc_main( int argc, char* argv[] ) {
  producer_uvm prod( "producer" );
  uvmc_connect<uvmc_xl_converter<tlm_generic_payload> >( prod.out, "42" );
  uvmc_connect<uvmc_xl_converter<tlm_generic_payload> >( prod.in, "43" );
  sc_start();
  return 0;
}
```

• For SV side (see *sc2sv2sc\_xl\_gp\_converter\_loopback.sv* for an example):

```
module sv_main;
loopback loop = new( "loop" );

initial begin
   uvmc_tlm #( uvm_tlm_generic_payload,
        uvm_tlm_phase_e, uvmc_xl_tlm_gp_converter)::connect( loop.in, "42" );
   uvmc_tlm #( uvm_tlm_generic_payload,
        uvm_tlm_phase_e, uvmc_xl_tlm_gp_converter)::connect( loop.out, "43");
   run_test();
end
endmodule
```

And here is how it is done for the **class uvmc\_tlm\_gp\_converter** variant,

• For SC side (see *sc2sv2sc\_gp\_converter\_loopback.cpp* for example):

```
int sc_main( int argc, char* argv[] ) {
  producer_uvm prod( "producer" );
  uvmc_connect<uvmc_tlm_gp_converter>( prod.out,"42" );
  uvmc_connect<uvmc_tlm_gp_converter>( prod.in,"43" );
  sc_start();
  return 0;
}
```

• For SV side (see *sc2sv2sc\_gp\_converter\_loopback.sv* for an example):

```
module sv_main;
loopback loop = new( "loop" );
initial begin
   uvmc_tlm #( uvm_tlm_generic_payload,
        uvm_tlm_phase_e, uvmc_tlm_gp_converter) ::connect( loop.in, "42" );
   uvmc_tlm #( uvm_tlm_generic_payload,
        uvm_tlm_phase_e, uvmc_tlm_gp_converter) ::connect( loop.out, "43");
   run_test();
end
endmodule
```

## 34.7 Fast packer source code

• For the fast packer source code files themselves see,

```
src/connect/
sc/uvmc_tlm_gp_converter.*
sc/uvmc_xl_converter.*
sv/uvmc_converter.svh
sv/uvmc_xl_converter.svh
```

## 34.8 Fast-packer converter examples

## 34.9 Running the examples

For examples that use the fast packer converters see,

```
examples/xlerate.connections/Makefile
```

This directory contains several examples of TLM-2 UVM-Connect'ions that pass TLM-2 generic payloads (TLM GPs) between SystemC (SC) and SystemVerilog (SV).

Use make help to view the menu of available tests,

```
make help
```

To run just one test such as sc2sv2sc\_loopback,

```
make sc2sv2sc_loopback
```

This compiles then runs the *sc2sv2sc\_loopback* test. See listing below for all possible tests in the *xlerate.connections/* suite.

To run all tests, check them, and clean up afterwards, i.e. *sim:*, *check:*, and *clean:* targets, use the *all:* target as follows,

```
make all
```

Or you can run individual sub-targets.

The *sim* target compiles and runs all the tests.

```
make sim
```

The *check* target checks results of all the tests.

```
make check
```

The *clean* target deletes all the simulation files produced from previous runs.

```
make clean
```

You can combine targets in one command line

```
make sim check
```

The following runs the 'sim' target, providing the path to the UVM source and compiled library on the *make* command line.

```
make UVM_HOME=<path> UVM_LIB=<path> sim
```

## 34.10 List of tests and what they do.

In all the tests below we want to benchmark the transfer of 80 2MB "HD-image" payloads across a UVM-Connect'ion.

With truly unlimited generic payloads (TLM GPs), we can represent each image as a single GP transaction.

However, because the default UVM packer based implementation limits the entire payload to 4KBytes (see default value of `define UVM\_PACKER\_MAX\_BYTES 4096 for UVM packers) we must break the image down into a series of small payload fragments. Each fragment must fit in a maximally sized generic payload as supported by UVM-Connect. This means, address, command, status, byte enables, lengths, and the payload data itself must all fit in the 4KB payload.

So, the tests below that use default UVM packers (see tests  $sc2sv2sc\_loopback$  and  $sv2sc2sv\_loopback$ ) need the actual data payloads themselves to fit in 2KByte fragments which would leave ample room for the rest of the fixed sized data fields of the TLM GP (address, command, byte enables, etc) to fit in the remaining 2KB of the payload.

So with this in mind we can fragment our 80 2MB HD-images into 2KB chunks as,

```
80 x 2 x 1024 x 1024 bytes

= 80 x 2 x 1024/2 x 2048 bytes

= 80 x 2 x 512 2048 byte payloads

= 81920 2048 byte payloads
```

```
i.e. NUM_TRANSACTIONS = 81920, PAYLOAD_NUM_BYTES = 2048
```

Now with the 2 flavors of improved packers, in addition to getting better trans-language communication performance, there is no limit on payload size. In fact, there is no need for a globally defined static maximum byte stream size at all.

Having a statically specified global maximum of any kind always begs the question, "how big is big enough?". And so in many accelerated applications we try to avoid statically specified maximum payload sizes entirely on the HVL side of the link.

So without this limitation, we can restructure the test as,

```
80 x 2MB payloads
i.e. NUM_TRANSACTIONS = 80, PAYLOAD_NUM_BYTES = 2 * 1024 * 1024 = 2 MB
```

In the tests below this is referred to as a "whole image payload". So for each of the tests listed in the Makefile's you'll see that each test specifies both of these parameters, **NUM\_TRANSACTIONS** and **PAYLOAD\_NUM\_BYTES**, depending on whether the test is dividing each image into multiple 2KB chunks or sending the *whole image payload* 80 times.

Here is a listing of the tests in this example suite the indicates what packers are used and what payload kinds are used for each test (listing is generated with "make help" command).

```
UVMC EXAMPLES - FAST PACKERS
| Usage:
  make [UVM_HOME=path] [UVMC_HOME=path] <example>
| where <example> is one or more of:
  sc2sv2sc_loopback:
                 SC producer <-> SV loopback
                 Connection is made via UVMC
                  with native default uvmc_converter's
   sv2sc2sv_loopback:
                  SV producer <-> SC loopback
                  Connection is made via UVMC
                 with native default uvmc_converter's
   sc2sv2sc_gp_converter_loopback:
                 SC producer <-> SV loopback
                  Connection is made via UVMC
                  with uvmc_tlm_gp_converter's
   sv2sc2sv_gp_converter_loopback:
                 SV producer <-> SC loopback
                  Connection is made via UVMC
                 with uvmc_tlm_gp_converter's
   sc2sv2sc_gp_converter_loopback_whole_image_payloads:
                 SC producer <-> SV loopback
```

```
Connection is made via UVMC
              with uvmc_tlm_gp_converter's
              and big, nasty packets
sv2sc2sv_gp_converter_loopback_whole_image_payloads:
              SV producer <-> SC loopback
              Connection is made via UVMC
              with uvmc_tlm_gp_converter's
             and big, nasty packets
    _____
sc2sv2sc_xl_gp_converter_loopback:
              SC producer <-> SV loopback
              Connection is made via UVMC
              with XLerated converters
sv2sc2sv_xl_gp_converter_loopback:
              SV producer <-> SC loopback
              Connection is made via UVMC
              with XLerated converters
sc2sv2sc_xl_gp_converter_loopback_whole_image_payloads:
              SC producer <-> SV loopback
              Connection is made via UVMC
              with XLerated converters
              and big, nasty packets
sv2sc2sv_xl_gp_converter_loopback_whole_image_payloads:
              SV producer <-> SC loopback
              Connection is made via UVMC
              with XLerated converters
              and big, nasty packets
                            _____
sc2sc2sc_uvmc_loopback:
              SC producer <-> SC loopback
              Connection is made via UVMC
              with native default uvmc_converter's
sc2sc2sc_xl_gp_converter_uvmc_loopback:
              SC producer --> SC loopback
              Connection is made via UVMC
              with XLerated converters
sc2sc2sc_xl_gp_converter_uvmc_loopback_whole_image_payloads
              SC producer <-> SC loopback
              Connection is made via UVMC.
              with XLerated converters
              and big, nasty packets
sc2sc2sc_uvmc_loopback:
              SC producer <-> SC loopback
              Connection is made via UVMC
              with native default uvmc_converter's
sv2sv2sv_uvmc_loopback:
              SV producer <-> SV loopback
              Connection is made via UVMC
              with native default uvmc_converter's
sv2sv2sv_xl_gp_converter_uvmc_loopback:
              SV producer --> SV loopback
              Connection is made via UVMC
```

```
with XLerated converters
   sv2sv2sv_xl_gp_converter_uvmc_loopback_whole_image_payloads
                 SV producer <-> SV loopback
                 Connection is made via UVMC.
                 with XLerated converters
                 and big, nasty packets
| UVM_HOME and UVMC_HOME specify the location of the source
| headers and macro definitions needed by the examples. You must
| specify their locations via UVM_HOME and UVMC_HOME environment
| variables or make command line options. Command line options
| override any envrionment variable settings.
| The UVM and UVMC libraries must be compiled prior to running
| any example. If the libraries are not at their default location |
| (UVMC_HOME/lib) then you must specify their location via the
| UVM_LIB and/or UVMC_LIB environment variables or make command
| line options. Make command line options take precedence.
| Other options:
  all : Run all examples
clean : Remove simulation files and directories
  help : Print this help information
 _____
```

```
//
   Copyright 2021 Siemens EDA
                                                         //
//
                                                         //
  Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in
//
//
                                                         //
   compliance with the License. You may obtain a copy of //
//
//
   the License at
                                                         //
//
                                                         //
//
       http://www.apache.org/licenses/LICENSE-2.0
                                                         //
//
                                                         //
//
   Unless required by applicable law or agreed to in
                                                         //
   writing, software distributed under the License is
   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
   CONDITIONS OF ANY KIND, either express or implied. //
//
// See the License for the specific language governing
                                                         //
// permissions and limitations under the License.
                                                         //
//----//
```

## 35 <u>4-phase connections</u>

### 35.1 Introduction

The uvmc-2.3.3 release adds better support for the semantics of the TLM-2.0 base protocol and how it is used in the context of 4-phase transactions.

These changes entail two types of improvements,

- More efficient memory management for allocation and freeing of TLM generic payload transactions and *uvmc\_xl\_config* objects
- Preservation of transaction references across all 4 phases (BEGIN\_REQ, END\_REQ, BEGIN\_RESP, END\_RESP) of the TLM-2.0 base protocol

Normally in any <u>intra</u>-language communication between TLM-2.0 for either SV <-> SV or SC <-> SC connections transaction preservation is implied to be naturally supported in accordance with the requirements of the TLM-2.0 LRM.

The idea is that *pointers* or *refs* to transactions are passed through the connectivity rather than the entire contents of the transactions. For obvious reasons this results in the most optimal performance since no memory-to-memory data copy operations are required across calls to the transport functions.

However, when it comes to language boundary crossings, preserving this semantic brings complications. Because data representations of TLM GP transactions, associated config objects, and other transaction types are different in the 2 languages (SC and SV) it is not simply a matter of passing a reference to an object across the connectivity.

Rather when one of these transaction objects crosses from SV -> SC or SC -> SV a *proxy representation* of the transaction has to be created *on-the-fly* after the language crossing so it can be properly represented in the language of the target port of the connection.

What this means is that during the RESP phases of the transaction (BEGIN\_RESP, END\_RESP) that are handled by the *nb\_transport\_bw()* function it is difficult to preserve the original reference to the transaction passed during the REQ phases (BEGIN\_REQ, END\_REQ) that are handled by the *nb\_transport\_fw()* function.

To support this semantic special *transaction preservation* table maps were added where the memory references are cached using special keys derived from the pointer to the original transaction.

This has implications for memory management. If the target of the connection is not disciplined enough to pass the same transaction reference received in its *nb\_transport\_fw()* function during the REQ phases back to the *nb\_transport\_bw()* function during the RESP phases, memory leaks will result.

Given that legacy UVMC usage does not support transaction preservation, this feature is only enabled if the application code enables the new memory management feature.

In legacy UVMC usage transaction preservation is not supported and memory management is not used. The advantage of this is that there are no memory leaks and performance is good. Basically single allocated transaction objects (per connection) are simply reused between REQ and RESP phases and even across multiple transactions.

While this tends to be more performant for basic 4-phase usage it arguably suffers from two violations of the TLM-2.0 standard,

- It does not support *out-of-order* transaction RESP's to associated REQ's.
- It does not preserve TLM GP references between the RESP and REQ phases.

With the newer modifications the default mode of operation is the legacy operation defined above. But if it is desired to add the new memory management and transaction preservation support a simple function call can be made at initialization time to enable this feature.

This allows for the best of both worlds.

- Backward compatiblity with legacy operation
- Full conformance to the LRM for transaction preservation and out-of-order RESP support if that is desired

However, there is a new risk now of memory leaks in the case where the target does not have the discipline to mirror the incoming transaction reference (pointer) passed in the *nb\_transaport\_fw()* REQ phases back to the *nb\_transport\_bw()* RESP phases. Fortunately the infrastructure itself will detect this violation and flag a warning in this case.

So to summarize, if the application enables transaction object memory management and there is an "undisciplined" target, user will see warnings about memory leaks.

# 35.2 <u>Enabling memory management and transaction preservation</u>

Memory management can be enabled from the SystemC side by calling the function,

```
uvmc_enable_trans_mm();
```

at initialization time.

You will see that the *4phase.connections/* examples below use this function to enable memory management and thus, by implication, to enable the transaction preservation feature.

## 35.3 4-phase connection examples

In a 4-phase operation during which the RESP phases are deployed by the target's call to *nb\_transport\_bw()* then it is assumed that the passed in transaction reference will be one matched in the *nb\_transport\_fw()* call.

However, it will only do this if there is a match in the transaction preservation table to the original transaction passed in via the REQ phases.

If there is a match, the UVMC infrastructure on the SV or SC initiator side will guarantee that the same transaction that was passed into  $nb\_transport\_fw()$  during the REQ phases will be reflected back to that initiator's  $nb\_transport\_bw()$  callback during the RESP phases. Thus the original TLM GP reference will be preserved through all 4 phases of the TLM-2.0 base protocol.

35.1 Introduction 129

However, WORD OF CAUTION: if the target does not pass the same TLM GP ref to *nb\_transport\_bw()* as was received via *nb\_transport\_fw()* a memory leak will result. This is because there is otherwise no way to know when it is safe to return that TLM GP back to the heap.

Fortunately there is a sanity check that is called when -DDEBUG is enabled that captures heap statistics from the *uvmc\_trans\_mm*<*T*> memory heap manager on all alloc and free operations. At the end of the simulation function calls can be made to print all heap statistics. These statistics will clearly indicate if any memory leakage has occurred. These calls exist for both *uvmc\_tlm\_gp\_mm* and *uvmc\_trans\_mm* heap managers,

```
uvmc_tlm_gp_mm_base::printAllStats();
uvmc_trans_mm_base::printAllStats();
```

There is also a warning that the infrastructure will automatically put out for any unmatched transactions if they are detected in the RESP phase as well.

All the 4-phase examples are *initator -> target*, then loopback of *initiator -> target* in the other direction.

So for example,

- SV initator -> SC target -> loopback -> SC initator -> SV target
- SC initator -> SV target -> loopback -> SV initator -> SC target

So the naming of that above would be, respectively,

- sv2sc2sv\_loopback # See <u>SC -> SV -> SC 4-phase loopback example</u>
- sc2sv2sc\_loopback # See <u>SV -> SC -> SV 4-phase loopback example</u>

There are additional variations that use optimized TLM GP transaction types as well,

- sc2sv2sc\_gp\_converter\_loopback
- sv2sc2sv\_gp\_converter\_loopback
- sc2sv2sc\_xl\_gp\_converter\_loopback
- sv2sc2sv\_xl\_gp\_converter\_loopback

In each case the first *initator -> target* is 4-phase and demonstrates the 4-phase operation described above with transaction preservation and memory management.

And the *initator* -> target in the other direction is just 2-phase  $b\_transport()$ .

In some of the examples the memory management and transaction preservation support is turned on mid-simulation. So they start out as legacy operation then switch to the new mode. They also send some of the transactions as intentionally non-matching (i.e. undisciplined target) to trigger the resulting warnings that the UVMC infrastructure puts out when this happens.

Best thing to do is examine the source code for the examples and run them to get a feel for how this happens. Subsequent sections of this doc also explain more details about how the specific loopback examples work.

## 35.4 Running the examples

For examples that demonstrate the 4-phase operation see,

examples/4phase.connections/Makefile

This directory contains several examples of TLM-2 UVM-Connect'ions that pass TLM-2 generic payloads (TLM GPs) between SystemC (SC) and SystemVerilog (SV) and enable the transction preservation feature.

Use make help to view the menu of available tests,

```
make help
```

To run just one test such as sc2sv2sc\_loopback,

```
make sc2sv2sc_loopback
```

This compiles then runs the *sc2sv2sc\_loopback* test.

To run all tests, check them, and clean up afterwards, i.e. *sim:*, *check:*, and *clean:* targets, use the *all:* target as follows,

```
make all
```

Or you can run individual sub-targets.

The sim target compiles and runs all the tests.

```
make sim
```

The *check* target checks results of all the tests.

```
make check
```

The *clean* target deletes all the simulation files produced from previous runs.

```
make clean
```

You can combine targets in one command line

```
make sim check
```

## 36 SC -> SV -> SC 4-phase loopback example

## 36.1 <u>Description of SC producer module</u>

This is a generic *producer* module that creates *tlm\_generic\_payload* transactions and sends them out its *out* initiator socket in th SC -> SV direction. It then receives looped back transactions via its *in* target socket in the SV -> SC direction.

The SC -> SV direction uses 4-phase semantics as described in the TLM-2.0 base protocol, namely BEGIN\_REQ, END\_REQ, BEGIN\_RESP, END\_RESP. As such it is implemented with a *callin* to *nb\_transport\_fw()* via its SC initiator port feeding the SV target port for the REQ phases, followed by a *callback* to *nb\_transport\_bw()* on the same initiator port for the RESP phases.

In between the REQ and RESP phases described above, for the SV -> SC direction the SV initiator port simply uses 2-phase  $b\_transport()$  operation to loop back the transaction.

The original SC -> SV direction RESP phases are only completed after the SV -> SC loopback  $b\_transport()$  operation completes.

This operation is depicted here,

```
i == initiator('out')
                                   -> 'callin'
 t == target('in')
                                   :: 'callback'
           SC language SV producer boundary loopback
   i->nb_transport_fw(t) ----> | ----> t::nb_transport_fw(t) - +
      REQ |
    p / t::b_transport(t) <-- | <-- i->b_transport(t) - - - +
    h \ |
   a \
            a |
s |
e l
                RESP |
   i::nb_transport_bw(t) <---- | <---- t->nb_transport_bw(t) - +
```

For transaction preservation to work correctly in the *producer* initiator's *nb\_transport\_bw()* callback it is expected that the transaction ref *t* is the same as that originally passed via the initiator's call to *nb\_transport\_fw()*. Thus the *t* ref is *preserved*. If the *loopback* module does not follow this rule a WARNING will result as well as potential memory leak.

```
class producer : public sc_module {
  public:
    simple_initiator_socket<producer> out; // uses tlm_gp
    simple_target_socket<producer> in; // defaults to tlm_gp
  int num_trans;
```

### 36.2 How the test works

The above operation is implemented in the *producer* module's *run()* method which is set up as an *SC\_THREAD*.

Notice that the *producer* must also furnish the *nb\_transport\_bw()* callback function for its *out* initiator port.

The main *run()* test thread function will work in 2 ways,

- First 32 transactions will be sent without enabling memory management in the UVM-Connect'ion. This means the user will get warnings because allocated transactions in the infrastructure will not match transactions sent by the the *loopback* module in the RESP phases which result in calls to *producer::nb transport bw()*.
- Remaining 96 transactions will have memory management enabled and therefore will reflect TLM GPs received in REQ phase (calls to *nb\_transport\_fw()* back to the RESP phase (callbacks to *nb\_transport\_bw()*).

When the transaction is received in the *nb\_transport\_bw()* function the data payload is accumulated in an overall checksum which is compared at the end to an expected checksum to verify the transactions were properly received through the loopback paths.

```
void run() {
  tlm_generic_payload gp;
  tlm_phase phase;
  tlm_sync_enum result;
  unsigned char *data = new unsigned char [PAYLOAD_NUM_BYTES];
  sc_time delay;

  static bool isTransMmEnabled = false;

  currentGp = &gp;

  sc_dt::uint64 address = 0x40000000;

  gp.set_command(TLM_WRITE_COMMAND);
  gp.set_data_length( PAYLOAD_NUM_BYTES );

  cout << sc_time_stamp()</pre>
```

```
<< " [PRODUCER/GP/SEND]"
         << " cmd: " << gp.get_command()
         << " addr:" << hex << gp.get_address()
         << " PAYLOAD_NUM_BYTES:" << dec << gp.get_data_length()</pre>
         << " NUM_TRANSACTIONS:" << dec << NUM_TRANSACTIONS</pre>
         << endl;
    unsigned offset = 0;
    wait( 1, SC_NS ); // Give SV side a chance to become UVM-Connect'ed
    for( int i=0; i<num_trans; i++ ) {</pre>
      if( i \ge 32 \&\& isTransMmEnabled == false){
          uvmc_enable_trans_mm();
          isTransMmEnabled = true;
      }
      gp.set_address( address);
      gp.set_response_status( tlm::TLM_INCOMPLETE_RESPONSE );
      for( unsigned i=0; i<PAYLOAD_NUM_BYTES; i++ ) {</pre>
        data[i] = (i+offset) & 0xff; // Rotating incrementing pattern.
        expected_checksum += data[i];
      gp.set_data_ptr(data);
      delay = sc_time( 10, SC_NS );
      phase = BEGIN_REQ;
//
     out->b_transport(gp, delay);
      result = out->nb_transport_fw( gp, phase, delay );
      if( result != TLM_UPDATED || phase != END_REQ
            || gp.get_response_status() != TLM_OK_RESPONSE )
        fprintf( stdout,
            "ERROR: %s Unexpected "
            "response from call to out->nb_transport_fw() "
            "[line #%d of '%s']\n", "producer::run()", __LINE__, __FILE__);
      wait( respWasReceived );
      address += PAYLOAD_NUM_BYTES;
      offset++;
    cout << endl
         << sc_time_stamp()
         << " [PRODUCER/ENDING] " << endl;;</pre>
    if( actual_checksum > 0 && actual_checksum == expected_checksum )
      fprintf( stdout,
        "expected_checksum=%llx == actual_checksum=%llx test PASSED !\n",
        expected_checksum, actual_checksum );
    else
      fprintf( stdout,
        "expected_checksum=%llx != actual_checksum=%llx test FAILED !\n",
        expected_checksum, actual_checksum );
    uvmc_tlm_gp_mm_base::printAllStats();
    uvmc_trans_mm_base::printAllStats();
```

```
fflush ( stdout );
delete [] data;
done.notify();
virtual tlm_sync_enum nb_transport_bw(
    tlm_generic_payload &gp, tlm_phase &phase, sc_time &t)
    char unsigned *data = gp.get_data_ptr();
    phase = END_RESP;
    gp.set_response_status( TLM_OK_RESPONSE );
    if ( &gp != currentGp )
        fprintf( stdout,
            "WARNING: %s Received non-matching trans object. "
            "Try calling uvmc_enable_trans_mm(). "
            "[line #%d of '%s']\n", "producer::nb_transport_bw()",
            __LINE__, __FILE__ );
    for( unsigned long long i=0; i<qp.get_data_length(); i++ )</pre>
        actual_checksum += data[i];
    respWasReceived.notify();
   return TLM_COMPLETED;
}
```

## 36.3 2-phase ::b\_transport() loopback target callback

Since the *in* port is declared as a *simple\_target\_socket* to serve the 2-phase loopback coming from the SV side we must provide a *b\_transport()* callback for this purpose. In this case nothing is done to transform the data. But the delay specified by the *sc\_time* argument is used to advance time and is then reset to 0 before returning.

# 37 <u>Description of SV loopback module</u>

This module implements the SV loopback side of the diagram you saw in producer\_loopback.h.

Its job is to play a 4-phase protocol on its *in* target socket and to play a 2-phase protocol on its *out* initiator socket as described in *producer\_loopback.h*.

The *in* socket exports the *uvm tlm nb target socket* interface implemented by this loopback.

The *out* socket exports the *uvm\_tlm\_b\_initiator\_socket* interface used by this loopback.

The *run\_phase()* method is the workhorse thread that performs the loopback operation itself.

It waits until it is notified that it got a transaction from the  $nb\_transport\_fw()$  callback for the in target. This completes the REQ phase of the 4-phase protocol.

It then mirrors that *savedTrans* transaction ref back to the initiator port by calling its *b\_transport()* callin. When this function returns it finally sends the transaction back over the backward path of the target port by calling its *nb\_transport\_bw()* to complete the RESP phase.

Again it is expected that the same *savedTrans* ref is passed via the backward path during this phase in order to ensure transaction preservation back on the producer side.

```
import uvm_pkq::*;
`include "uvm_macros.svh"
class loopback extends uvm_component;
   uvm_tlm_nb_target_socket #(loopback) in;
   uvm_tlm_b_initiator_socket #() out;
   `uvm_component_utils(loopback)
   local uvm_tlm_gp savedTrans;
    event gotTransEvent;
   function new(string name, uvm_component parent=null);
     super.new(name,parent);
     in = new("in", this);
     out = new("out", this);
   endfunction
    // task called via 'in' socket
    virtual function uvm_tlm_sync_e nb_transport_fw(
       uvm_tlm_gp trans, ref uvm_tlm_phase_e phase, input uvm_tlm_time delay );
       phase = END REO;
       trans.set_response_status( UVM_TLM_OK_RESPONSE );
       savedTrans = trans;
        ->gotTransEvent;
       return UVM_TLM_UPDATED;
    endfunction
    task run_phase( uvm_phase phase );
       uvm_tlm_sync_e result;
```

# 38 SV -> SC -> SV 4-phase loopback example

### 38.1 <u>Description of SV producer module</u>

This is a generic *producer* module that creates *tlm\_generic\_payload* transactions and sends them out its *out* initiator socket in th SV -> SC direction. It then receives looped back transactions via its *in* target socket in the SC -> SV direction.

The SV -> SC direction uses 4-phase semantics as described in the TLM-2.0 base protocol, namely BEGIN\_REQ, END\_REQ, BEGIN\_RESP, END\_RESP. As such it is implemented with a *callin* to *nb\_transport\_fw()* via its SV initiator port feeding the SC target port for the REQ phases, followed by a *callback* to *nb\_transport\_bw()* on the same initiator port for the RESP phases.

In between the REQ and RESP phases described above, for the SC -> SV direction the SV initiator port simply uses 2-phase  $b\_transport()$  operation to loop back the transaction.

The original SV -> SC direction RESP phases are only completed after the SC -> SV loopback  $b\_transport()$  operation completes.

This operation is depicted here,

For transaction preservation to work correctly in the *producer* initiator's *nb\_transport\_bw()* callback it is expected that the transaction ref *t* is the same as that originally passed via the initiator's call to *nb\_transport\_bw()*. Thus the *t* ref is *preserved*. If the *loopback* module does not follow this rule a WARNING will result as well as potential memory leak.

```
class producer extends uvm_component;
  uvm_tlm_nb_initiator_socket #(producer) out;
  uvm_tlm_b_target_socket #(producer) in;
  `uvm_component_utils(producer)
```

```
local int unsigned expected_checksum, actual_checksum;
event resp_was_received;

function new(string name, uvm_component parent=null);
   super.new(name,parent);
   in = new("in", this);
   out = new("out", this);
endfunction
```

### 38.2 How the test works

The above operation is implemented in the *producer* module's *run\_phase()* method which is set up as an SV UVM phase callback thread.

Notice that the *producer* must also furnish the *nb\_transport\_bw()* callback function for its *out* initiator port.

The main  $run\_phase()$  test thread function in this case will simply send 128 consecutive transactions using 4-phase protocol. This means that each REQ phase is initiated by calling the  $nb\_transport\_fw()$  callin on the initiator port.

This is followed by confirmation that the *nb\_transport\_bw()* callback on the initiator port has received the same transaction before sending the next one.

Meanwhile this producer must also furnish a  $b\_transport()$  callback on its target socket so that when the loopback module on the SC side loops back back the transaction it will be handled here.

See comments in the SC *loopback.h* module for how memory management and transaction preservation are enabled and how this modules tests for violations of transaction ref passing on the loopback side between the REQ and RESP phases.

```
task run_phase (uvm_phase phase);
   // Allocate GP once
  uvm_tlm_gp gp = new;
  uvm_tlm_time delay = new("del",1e-9);
   int num_trans = `NUM_TRANSACTIONS;
  uvm tlm phase e nbt phase;
   uvm_tlm_sync_e result;
   longint unsigned address = 64'h40000000;
   longint unsigned i, j, offset = 0;
   byte unsigned data[];
   // Keep the "run" phase from ending
   phase.raise_objection(this);
   // Get number of transactions desired (default=2)
   uvm_config_db #(uvm_bitstream_t)::get(this,"","num_trans",num_trans);
   expected_checksum = 0;
   actual_checksum = 0;
   gp.set_command( UVM_TLM_WRITE_COMMAND );
```

```
gp.set_data_length( `PAYLOAD_NUM_BYTES );
   data = new[`PAYLOAD_NUM_BYTES];
   `uvm_info( "producer::run_phase()",
     $psprintf( "[PRODUCER/GP/SEND] NUM_TRANSACTIONS=%0d PAYLOAD_NUM_BYTES=%0d ...", `NU
   for( i=0; i < num_trans; i++ ) begin</pre>
     gp.set_address( address);
     gp.set_response_status( UVM_TLM_INCOMPLETE_RESPONSE );
     for( j=0; j < `PAYLOAD_NUM_BYTES; j++) begin</pre>
      data[j] = (j+offset) & 8'hff;
       expected_checksum += data[j];
     gp.set_data( data );
    delay.set_abstime(10,1e-9);
    nbt_phase = BEGIN_REQ;
     result = out.nb_transport_fw( gp, nbt_phase, delay );
     if( result != UVM_TLM_UPDATED || nbt_phase != END_REQ
             || gp.get_response_status() != UVM_TLM_OK_RESPONSE )
         `uvm_error( "producer::run_phase()",
             "Unexpected response from call to out.nb_transport_fw()" );
     @(resp_was_received);
    address += `PAYLOAD_NUM_BYTES;
    offset++;
   end
   if( actual_checksum > 0 && actual_checksum == expected_checksum ) begin
      uvm_info( "producer::run_phase()", $psprintf(
       "... done producing transactions, expected_checksum=%0x == actual_checksum=%0x Te
       expected_checksum, actual_checksum ), UVM_MEDIUM );
   end
   else begin
     `uvm_error( "producer::run_phase()", $psprintf(
       "... done producing transactions, expected_checksum=%0x != actual_checksum=%0x Te
       expected_checksum, actual_checksum ) );
   end
   `uvm_info("PRODUCER/END_TEST",
             "Dropping objection to ending the test", UVM_LOW)
   phase.drop_objection(this);
endtask
//----
// This one is needed for the 'out' uvm_tlm_nb_initiator_socket channel
virtual function uvm_tlm_sync_e nb_transport_bw(
     uvm_tlm_gp trans, ref uvm_tlm_phase_e phase, input uvm_tlm_time delay );
  phase = END_RESP;
   trans.set_response_status( UVM_TLM_OK_RESPONSE );
   for( int unsigned i=0; i < trans.get_data_length(); i++ )</pre>
      actual_checksum += trans.m_data[i];
   ->resp_was_received;
```

```
return UVM_TLM_COMPLETED;
endfunction
```

# 38.3 2-phase ::b\_transport() loopback target callback

Since the *in* port is declared as a *uvm\_tlm\_b\_target\_socket* to serve the 2-phase loopback coming from the SC side we must provide a *b\_transport()* callback for this purpose. In this case nothing is done to transform the data. But the delay specified by the *uvm\_tlm\_time* argument is used to advance time and is then reset to 0 before returning.

# 39 <u>Description of SC loopback module</u>

This module implements the SC loopback side of the diagram you saw in producer\_loopback.svh.

Its job is to play a 4-phase protocol on its *in* target socket and to play a 2-phase protocol on its *out* initiator socket as described in *producer\_loopback.svh*.

The *in* socket exports the *simple target socket* interface implemented by this loopback.

The *out* socket exports the *simple\_initiator\_socket* interface used by this loopback.

The handleRequestsThread() method is the workhorse SC\_THREAD that handles the incoming requests.

The *nb\_transport\_fw()* callback works in 3 ways.

- 1st 32 transactions will clone the transaction without relying on memory management in the UVM-Connect'ion to do this automatically.
- 2nd 32 transactions will also clone the transaction without relying on memory management in the UVM-Connect'ion to do this but here the memory management capability is enabled. This means user will get warnings because allocated transactions in the infrastructure will not match transactions sent by this module in the RESP phases (calls to *nb\_transport\_bw()*). This will also result in memory leaks.
- Remaining 64 transactions will reflect TLM GP received in REQ phase (i.e. this call to nb\_transport\_fw()) back to the RESP phase without cloning. This will remove the warnings and result in no further leaks since the infrastructure will know to free these transactions and also how to preserve them so that back on the SV side the same transaction t will be seen on the RESP phases as were sent on the REQ phases.

When leak stats are printed at the end you should only see leaks for the 2nd set of 32 transactions.

```
class loopback : public sc module {
   SC_HAS_PROCESS(loopback);
 private:
   tlm_fifo<tlm_generic_payload *> dRequestQueue;
    uvmc_tlm_gp_mm dTlmGpMemoryManager;
 public:
    simple_target_socket<loopback> in; // defaults to tlm_gp
    simple_initiator_socket<loopback> out; // uses tlm_qp
    loopback( sc_module_name nm )
      : dRequestQueue(-1),
       dTlmGpMemoryManager("loopback::dTlmGpMemoryManager"),
       in("in"), out("out")
       SC_THREAD ( handleRequestsThread );
        in.register_nb_transport_fw( this, &loopback::nb_transport_fw );
    ~loopback(){
       uvmc_tlm_gp_mm_base::printAllStats();
        uvmc_trans_mm_base::printAllStats();
    }
```

```
tlm_sync_enum nb_transport_fw(
     tlm::tlm_generic_payload &gp,
     tlm::tlm_phase &phase,
     sc_core::sc_time &trans )
  {
     tlm_sync_enum ret = TLM_UPDATED;
     static bool isTransMmEnabled = false;
      static unsigned transCount = 0;
      if( transCount >= 32 && isTransMmEnabled == false ) {
          uvmc_enable_trans_mm();
          isTransMmEnabled = true;
      if( transCount < 64 ) {</pre>
          tlm_generic_payload *clonedTrans = dTlmGpMemoryManager.alloc();
          clonedTrans->set_mm( &dTlmGpMemoryManager );
          clonedTrans->acquire();
          unsigned char *data = new unsigned char [gp.get_data_length()];
          clonedTrans->set_data_ptr( data );
          // TLM GP's ::deep_copy_from() is pretty smart - it copies the
          // config extensions as well as the TLM GP members. What it does
          // not do however is allocate payloads and byte enables. It assumes
          // those are there with sufficient space.
          clonedTrans->deep_copy_from( gp );
          // Innocent until proven guilty.
          gp.set_response_status( TLM_OK_RESPONSE );
          phase = END_REQ;
          dRequestQueue.nb_put( clonedTrans );
      else {
          // Innocent until proven guilty.
          gp.set_response_status( TLM_OK_RESPONSE );
          phase = END_REQ;
          dRequestQueue.nb_put( &gp );
     transCount++;
     return ret;
private:
 void handleRequestsThread() {
     tlm_generic_payload *trans;
     sc_time delay = SC_ZERO_TIME;
     tlm_sync_enum ret;
     tlm_phase phase = BEGIN_RESP;
      while(1) {
          trans = dRequestQueue.get();
          // Simply relay to b_transport() ...
          out->b_transport( *trans, delay );
          // Throw in some time advance ...
```

# 40 Configuration extensions

### **40.1 Introduction**

Configuration extensions are <u>ignorable extensions</u> (in the sense of TLM-2.0 generic payloads) that can be used to pass configurations which accompany generic payloads that travel from TLM-2.0 initiators to targets.

The UVMC config extension base class **uvmc\_xl\_config** contains a simple abstraction of a set <u>configuration</u> registers that can act as shadows of the associated configuration register set one might find in the target model.

There are two types of configuration extensions that are handled by **class uvmc\_xl\_config**,

- Static configurations
- Sideband configurations

## 40.2 Static configurations

- Static configurations are sent as separate dedicated transactions to update configuration register sets on the target side of the connection.
- Static configs can be used for configuring things that don't change often such as UART baud rate, AXI randomized wait state bounds and cross channel latencies.

### 40.3 Sideband configurations

- Sideband configurations are unconditionally sent with each and every generic payload transaction along the forward path to the target.
- These should be used for things that typically change as frequently as every transaction such as tid's for AXI transactions, tags for Wishbone transactions, etc.

### 40.4 How to use configuration extensions

## 40.5 <u>Defining your config extension classes</u>

NOTE: The **class uvmc\_xl\_config** TLM GP extension is designed to be used **only** with TLM GPs passed to the **class uvmc\_xl\_converter** fast packer described above. You can attach them to TLM GPs that use other packers but the extension itself may not accompany the TLM GP across the TLM channel in that case (certainly not for UVMC *default converters* or **class uvmc\_tlm\_gp\_converter** fast packers).

For the config extensions themselves see the **class uvmc\_xl\_config** definitions in these files,

```
src/connect/
sc/uvmc_xl_config.*
sv/uvmc_xl_config.svh
```

To create a custom configuration extension suitable for passing static or sideband configurations attached to TLM GPs across UVM-Connect'ions, simply define a class that derives from **class uvmc\_xl\_config** for each language (SC, SV).

For use by the examples to follow, we'll first define a custom configuration extension for TLM GP's that one might see being used with the AXI protocol.

Please see the section <u>Customizing class uvmc\_xl\_config for AXI configuration</u> below for more details but here we simply show how the class is defined and how the constructor is done for each language. In both cases a custom configuration extension is created for the AXI master TLM connections in the examples by deriving the custom config from **class uvmc\_xl\_config** as follows,

• For SC-side,

Note that in both cases the **class uvmc\_xl\_config** is dimensioned to the number of bytes in the static configuration and the number of bytes in the sideband configuration. In the case of SC the dimensions are given in the constructor whereas in the case of SV they are given with class parametrizations.

The single configuration extension class definition will handle both types of configurations in all TLM GP transaction communications.

So those are the basics of how to create a custom configuration. Again see the section <u>Customizing class uvmc xl config for AXI configuration</u> for more details about the example AXI configuration that is used in the examples and how to perform *config query* and *config update* operations on the various config register fields that are managed by the **class AxiConfig** config extension itself.

### 40.6 Running the examples

For examples that use the configuration extensions see,

```
examples/config_exts/Makefile
```

This directory contains several examples of TLM-2 UVM-Connect'ions that pass TLM-2 generic payloads (TLM GPs) between SystemC (SC) and SystemVerilog (SV).

They modified variants of tests lifted from examples/xlerate.connections, namely the following two,

```
TESTS = \
   sc2sv2sc_xl_gp_converter_loopback_whole_image_payloads \
   sv2sc2sv_xl_gp_converter_loopback_whole_image_payloads
```

This allows illustrations for config extension *update* or *query* operations traveling from SC -> SV -> SC or from SV -> SC -> SV respectively.

Use *make help* to view the menu of available tests,

```
make help
```

To run just one test such as  $sc2sv2sc\_xl\_gp\_converter\_loopback\_whole\_image\_payloads$ ,

```
make sc2sv2sc_xl_gp_converter_loopback_whole_image_payloads
```

This compiles then runs the sc2sv2sc\_xl\_gp\_converter\_loopback\_whole\_image\_payloads test.

To run all tests, check them, and clean up afterwards, i.e. *sim:*, *check:*, and *clean:* targets, use the *all:* target as follows,

```
make all
```

Or you can run individual sub-targets.

The *sim* target compiles and runs all the tests.

```
make sim
```

The *check* target checks results of all the tests.

```
make check
```

The *clean* target deletes all the simulation files produced from previous runs.

```
make clean
```

You can combine targets in one command line

```
make sim check
```

The following runs the 'sim' target, providing the path to the UVM source and compiled library on the *make* command line.

```
make UVM_HOME=<path> UVM_LIB=<path> sim
//----//
//
   Copyright 2021 Siemens EDA
                                                      //
//
                                                      //
//
    Licensed under the Apache License, Version 2.0 (the
                                                      //
//
    "License"); you may not use this file except in
                                                      //
   compliance with the License. You may obtain a copy of //
//
//
    the License at
                                                       //
                                                       //
//
//
       http://www.apache.org/licenses/LICENSE-2.0
                                                      //
//
                                                      //
//
                                                      //
   Unless required by applicable law or agreed to in
   writing, software distributed under the License is
                                                      //
//
//
   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
    CONDITIONS OF ANY KIND, either express or implied.
                                                       //
```

//	See the	Licen	se fo	r the	spe	cific	langu	ıage	govern	ing	//	/
//	permissi	ions a	nd li	mitat	ions	under	the	Lice	ense.		/,	/
//											-/,	/

# 41 AXI config extension SC example

# 41.1 Customizing class uvmc\_xl\_config for AXI configuration

This example demonstrates an AXI master transactor protocol specific extension to the TLM generic payload that can be used as an ignorable extension to the generic payload transactions used by AXI master initiators and targets.

Specifically it can be used to specify AXI master transactor configurations and to allow *config query* and *config update* operations on those configurations.

This allows for optionally simultaneously updating the configuration when using the generic payload for its normal purpose which is to allow the AXI master client to send WRITE or READ transactions along the forward path.

This extension is ignorable as per the definition of "ignorable extensions" in the TLM-2.0 LRM. If not specified, configurations are not updated in the transactor - just the bus transaction is sent.

So, it is possible to send a transaction to the target conduit in 4 modes:

- Send a mainstream GP transaction only
- Send a transaction + **sideband confuration** update, by specifying a config extension piggy-backed on a non-empty mainstream TLM GP
- **Update** the *static configuration only*, by specifying extension and indicating **numBytes=0**, **is\_write()** in TLM GP (all other fields of the TLM GP are unused in this mode)
- **Query** the *static configuration only*, by specifying extension and indicating **numBytes=0**, **is\_read()** in the TLM GP (all other fields of the TLM GP are unused in this mode)

For *static config upate* operations the new values of the register fields will be propagated from the initiator to the target.

For *static config query* operations the current values of the register fields on the target side queried (i.e. read) by the initiator.

For example an AXI master transactor IP model's API might allow specification of multiple parameters related to the transactions and/or transactor register configurations all of which must received over the UVM-Connect'ed TLM-2 socket via the TLM GP in any of the 4 modes shown above.

If there is no corresponding pre-defined TLM GP field for a given AXI parameter (such as address, command, data, byte enables) then it is passed in a special way via TLM GP extensions as either a *static configuration* or a *sideband configuration*. The next section explains more about this in detail.

## 41.2 AXI configuration register field definitions

The following table shows our AXI master target IP's API parameters and how they might map directly to TLM GP fields or indirectly to config extension fields,

AXI param	Data type	What it is	TLM GP parameter
addr	uint_64t	address	address

```
size axi_size_e beat size streaming width
burst axi_burst_e burst type sideband config (GP extension)
lock axi_lock_e lock type static config (GP extension)
cache axi_cache_e cache type static config (GP extension)
prot axi_prot_e prot type static config (GP extension)
id unsigned AID sideband config (GP extension)
burst_length unsigned burst length data_length
data_words svBitVecVal[] payload data_ptr
write_strobes svBitVecVal[] byte enables
resp axi_response_e response
auser_resp svBitVecVal[] unsupported for now
```

Static configurations are automatically passed via the generic payload as a *separate dedicated transaction* from the intiator to transactor IP target whenever the conduit automatically detects they have changed on the intiator side.

Based on the table above, for our AXI transactor example we'll choose the following config register parameters to be represented by the *static configuration only*,

```
Static configuration data payload layout LSWs -> MSWs:
   [16] DATA_WIDTH - READ ONLY
   [16] ADDR_WIDTH - READ ONLY
   [ 8] LOCK_TYPE
   [ 8] CACHE_TYPE
   [ 8] PROT_TYPE
```

Sideband configurations are things that can change frequently (i.e. with each transaction typically). So they are "piggy backed" with each TLM GP transaction as an extension.

For our AXI transactor example we'll choose the following config register parameters to be represented by the *sideband configuration only*,

```
Sideband configuration data payload layout LSBs -> MSBs:
   [32] AID - Xaction ID
   [ 8] BURST_TYPE
```

## 41.3 class AxiConfig (SC-side definition)

Now that we've decided the width of each register field and which fields should be included as part of the static configuration vs. the sideband configuration, we can define the **class AxiConfig** itself as an extension of reusable **class uvmc\_xl\_config**.

```
class AxiConfig : public uvmc::uvmc_xl_config {
```

### 41.4 :: AxiConfig()

And, in the definition of its constructor we can specify the total number of bytes taken up by the static config and that taken up by the sideband config ...

# 41.5 AXI configuration register field accessors

OK, now our **class AxiConfig** will need special accessors to access the individual fields to *set* and *get* individual register field values. Each of these accessors can use the underlying ::set\_static\_config(), ::get\_static\_config(), ::set\_sideband\_config(), and ::get\_sideband\_config() accessors of base **class** uvmc\_xl\_config.

The ::set\_\*() base class accessor functions each take value, starting bit, and field width values as follows,

```
void uvmc_xl_config::set_static_config(
    unsigned value, unsigned i, unsigned w );
void uvmc_xl_config::set_sideband_config(
    unsigned value, unsigned i, unsigned w )
```

The ::get\_\*() base class accessor functions each take starting bit, and field width and return values as follows,

```
unsigned uvmc_xl_config::get_static_config(
    unsigned i, unsigned w ) const
unsigned uvmc_xl_config::get_sideband_config(
    unsigned i, unsigned w ) const
```

NOTE: These are modeled after SV 1800 DPI utility functions, *svPutPartselBit()* and *svGetPartselBit()*. Each value can have a width up to, but not exceeding 32 bits. Larger widths will need to be represented with multiple fields. Doing it this way facilitates dovetailing UVM-Connect TLM fabric with DPI based APIs.

OK, here then are the specific accessors for our class AxiConfig,

```
// Static config 'set' accessors
void setDataWidth( unsigned dataWidth ) {
   set_static_config( dataWidth, 0, 16 ); }
void setAddrWidth( unsigned addrWidth ) {
   set_static_config( addrWidth, 16, 16 ); }
void setLockType( axi_lock_e lockType ) {
   set_static_config( (unsigned)lockType, 32, 8 ); }
void setCacheType( axi_cache_e cacheType ) {
   set_static_config( (unsigned) cacheType, 40, 8 ); }
void setProtType( axi_prot_e protType ) {
   set_static_config( (unsigned)protType, 48, 8 ); }
// Sideband config 'set' accessors
void setAid( unsigned aid ) { set_sideband_config( aid, 0, 32 ); }
void setBurstType( axi_burst_e burstType ) {
    set_sideband_config( (unsigned) burstType, 32, 8 ); }
// Configuration queries are always sent back via the return payload of
// a static configuration update with identical layout.
// Static config 'get' accessors
unsigned getDataWidth() const { return get_static_config( 0, 16 ); }
unsigned getAddrWidth() const { return get_static_config( 16, 16 ); }
axi_lock_e getLockType() const{
   return (axi_lock_e)get_static_config( 32, 8 ); }
axi_cache_e getCacheType() const{
```

```
return (axi_cache_e)get_static_config( 40, 8 ); }
axi_prot_e getProtType() const{
    return (axi_prot_e)get_static_config( 48, 8 ); }

// Sideband config 'get' accessors
unsigned getAid() const { return get_sideband_config( 0, 32 ); }
axi_burst_e getBurstType() const{
    return (axi_burst_e)get_sideband_config( 32, 8 ); }
```

# 42 AXI config extension SV example

For the SV-side we necessarily define all the AXi config fields exactly identically to those for the SC-side. See <u>AXI config extension SC example</u> for details of field definitions for static and sideband configuration extensions.

## 42.1 package AxiConfigPkg (SV-side definition)

For the SV-side we define a package to contain the config extension class as well as the **class AxiConfig** definition itself, again as an extension of reusable **class uvmc\_xl\_config**.

```
package AxiConfigPkg; // {
```

## 42.2 class AxiConfig (SV-side definition)

This is an AXI master transactor protocol specific extension to the TLM generic payload that can be used as an ignorable extension to the generic payload transactions used by AXI master initiators.

Notice that in the SV-side definition, the static and sideband configuration dimensioning is done using class parametrization (in contrast to SC-side which uses constructor args).

See comments in SC-side AxiConfig.h for more details.

## 42.3 AXI configuration register field accessors

Like its SC-side counterpart, our **class AxiConfig** will need special accessors to access the individual register fields to *set* and *get* individual register field values. See *AxiConfig.h* for more explanation of the SC-side accessors as these are defined in an identical way here.

```
// Static config 'set' accessors
function void setDataWidth( int unsigned dataWidth );
    set_static_config( dataWidth, 0, 16 ); endfunction
function void setAddrWidth( int unsigned addrWidth );
    set_static_config( addrWidth, 16, 16 ); endfunction

function void setLockType( axi_lock_e lockType );
    set_static_config( unsigned'(lockType), 32, 8 ); endfunction
function void setCacheType( axi_cache_e cacheType );
    set_static_config( unsigned'(cacheType), 40, 8 ); endfunction
function void setProtType( axi_prot_e protType );
    set_static_config( unsigned'(protType), 48, 8 ); endfunction

// Sideband config 'set' accessors
function void setAid( int unsigned aid );
    set_sideband_config( aid, 0, 32 ); endfunction
```

```
function void setBurstType( axi_burst_e burstType );
   set_sideband_config( unsigned'(burstType), 32, 8 ); endfunction
// Static config 'get' accessors
function int unsigned getDataWidth();
   return get_static_config( 0, 16); endfunction
function int unsigned getAddrWidth();
   return get_static_config( 16, 16 ); endfunction
function axi_lock_e getLockType();
   return axi_lock_e'(get_static_config( 32, 8 )); endfunction
function axi_cache_e getCacheType();
   return axi_cache_e'(get_static_config( 40, 8 )); endfunction
function axi_prot_e getProtType();
   return axi_prot_e'(get_static_config(48,8)); endfunction
// Sideband config 'get' accessors
function int unsigned getAid();
   return get_sideband_config( 0, 32 ); endfunction
function axi_burst_e getBurstType();
   return axi_burst_e'(get_sideband_config( 32, 8 )); endfunction
```

# 43 SC -> SV -> SC loopback example

### 43.1 SC initiator and target use of config extensions

This example is was modified from one of the variations under ../xlerate.connections to demonstrate the use of static and sideband configuration extensions.

Configuration extensions can be passed "piggy back" alongside the generic payload (TLM GP) transaction when it is desired to do *static configuration* register updates/queries or to pass along *sideband configuration* items.

In this case the configurations begin deployed are hypothetical configuration objects that might be used in conjunction with AXI bus protocol transactors.

The configuration extensions are used to carry ancillary parameters that need to accompany TLM GP's to represent basic AXI bus transactions and AXI transactor configuration operations.

See <u>AXI config extension SC example</u> for a detailed description of the actual **class AxiConfig** config extension used in the examples blow.

In these examples we demonstrate 3 aspects of using configuration extensions,

- Demonstrate the initiator querying of "read-only" parameters in the target using *static configuration query* ops.
- Demonstrate the initiator updating config parameters in the target using *static configuration update* ops.
- Demonstrate initiator passing extra ancillary parameters with each and every TLM GP transaction using using *sideband configurations*.

In the example below, because it is demonstrating an SC -> SV -> SC loopback both the initiator and the target of each operation is implemented in the same SC class producer shown blow.

## 43.2 class producer - SC initiator and target

The **class producer** is an **sc\_module** that defines both initiator and target TLM-2 ports since this is a loopback and the same producer plays the role of both initiator and eventual target.

In this example the static config TLM-2 channel is made separate from the "mainstream" TLM-2 channel although this does not need to be the case. Because static configs are handled as distinct operations, a single TLM-2 channel can be overloaded for use with static config ops and mainstream TLM GP transation ops (with optionally "piggy backed" sideband configs).

### 43.3 ::run()

This is the test thread that implements the *initiator* function of the example.

At the high level it performs the following ops,

- Learn (query) the static config from the target.
- Update the static config back to the target with desired persistent register field settings.
- Re-learn (query) the static config from the target to show that static config registers were updated from previous op.
- Set up BURST\_TYPE sideband config value that will be used for all iterations of the main test loop.
- For each of NUM\_TRANSACTIONS ...

```
Increment AID sideband config value for this transaction
Set up remaining main TLM GP fields for transaction
Send transaction to target by calling socket's ::b_transport()
```

• Check that checksum of data sent matches that of data received by target.

### 43.4 ::b\_transport()

This is the target's implementation of the mainstream ::b\_transport() method to process all TLM GP transactions in the SC -> SV -> SC loopback test.

Mainly it just updates the checksum that will be checked at the end of the test with the data contents.

But notice how it also accesses the **AID** sideband config parameter accompanying the main TLM GP transaction and reflects that in the checksum as well.

```
virtual void b_transport(tlm_generic_payload &gp, sc_time &t) {
    char unsigned *data = gp.get_data_ptr();

    AxiConfig *configExt;

    gp.get_extension( configExt );

    actualChecksum += configExt->getAid();
    for( unsigned long long i=0; i<gp.get_data_length(); i++ )
        actualChecksum += data[i];

    wait(t);
    t = SC_ZERO_TIME;
    gp.set_response_status( tlm::TLM_OK_RESPONSE );
}</pre>
```

### 43.5 :: nb transport fw()

This is the target's implementation of the non-blocking ::nb\_transport\_fw() used only for the static config target port.

If it is a *static config query* (READ op), it copies the local target's config extension object into the static config extension member of the passed in TLM GP for return back to the initiator.

43.3 ::run() 156

Otherwise if it is a *static config update* (WRITE op), it from copies from the static config extension member of the passed in TLM GP object arriving from the initiator, into the local target's config extension object.

```
tlm::tlm_sync_enum nb_transport_fw(
   tlm::tlm_generic_payload &trans,
   tlm::tlm_phase &phase,
   sc_time &delay )
   int status;
   AxiConfig *configExtension;
    // Standard checks that pure TLM-2.0 base protocol rules are
    // being properly followed ...
    if( phase != BEGIN_REQ )
       errorOnTransportPhase(
            "producer::nb_transport_fw()", "BEGIN_REQ", phase,
            __LINE__, __FILE__ );
    // Innocent until proven guilty.
    trans.set_response_status( tlm::TLM_OK_RESPONSE );
   trans.get_extension( configExtension );
    // If a configuration extension has been passed alongside the
    // generic payload transaction then it is possible we're doing
    // a static configuration register update or query
    if( configExtension ) {
        // if( trans.get_data_length() == 0 )
             We assume static config if data length=0
        if( trans.get_data_length() == 0 ) {
            // if( we're just querying the static configuration )
            // We can just transfer it from the local target
            // config extension.
            if( trans.is_read() )
                configExtension->copy_from( targetConfig );
            // else we assume a config update.
            else targetConfig.copy_from( *configExtension );
            return tlm::TLM_COMPLETED;
        }
    // Proven guilty ! (This function now only handles
    // static config updates/queries - use ::b_transport() for actual
    // LT-mode-only mainstream transactions.)
   trans.set_response_status( tlm::TLM_GENERIC_ERROR_RESPONSE );
   return tlm::TLM_COMPLETED;
}
```

# 43.6 ::learnBusParameters()

Send a transaction to QUERY the target configuration. Full configuration will arrive in the generic payload on the on the return path of this **nb\_transport\_fw()** call.

Notice the convenient use of the base class **uvmc\_xl\_config::query\_trans()** method that returns a *pre-fab'ed* TLM GP container that can conveniently be used (and reused) as a carrier strictly for the purpose of performing *config query* operations.

```
void learnBusParameters( AxiConfig &config ) {
    sc_time delay = SC_ZERO_TIME;
    tlm_phase phase = BEGIN_REQ;
    if( out_config->nb_transport_fw(
            config.query_trans(), phase, delay ) != TLM_COMPLETED ||
            config.query_trans().qet_response_status() != TLM_OK_RESPONSE ) {
        errorOnTransport( "producer::learnBusParameters()",
            __LINE__, __FILE__ );
        return;
    }
    cout << sc_time_stamp()</pre>
         << " [PRODUCER/CONFIG/QUERY]"
         << " ADDR_WIDTH=" << config.getAddrWidth()
         << " DATA_WIDTH=" << config.getDataWidth()
         << " LOCK TYPE=" << config.getLockType()</pre>
         << " CACHE_TYPE=" << config.getCacheType()</pre>
         << " PROT_TYPE=" << config.getProtType()
         << endl;
```

# 43.7 ::updateTargetConfig()

Send a transaction to UPDATE the initial target configuration.

Again, notice use of the ::update\_trans() method of the base class uvm\_xl\_config as a convenient pre-configured and reusable TLM GP that acts as a carrier for the *config update* operations.

# 44 SV -> SC -> SV loopback example

### 44.1 SV initiator and target use of config extensions

This example is was modified from one of the variations under ../xlerate.connections to demonstrate the use of static and sideband *configuration extensions*.

Configuration extensions can be passed "piggy back" alongside the generic payload (TLM GP) transaction when it is desired to do *static configuration* register updates/queries or to pass along *sideband configuration* items.

In this case the configurations being deployed are hypothetical configuration objects that might be used in conjunction with AXI bus protocol transactors.

The configuration extensions are used to carry ancillary parameters that need to accompany TLM GP's to represent basic AXI bus transactions and AXI transactor configuration operations.

See <u>AXI config extension SV example</u> for a detailed description of the actual **class AxiConfig** config extension used in the examples blow.

In these examples we demonstrate 3 aspects of using configuration extensions,

- Demonstrate the initiator querying of "read-only" parameters in the target using *static configuration query* ops.
- Demonstrate the initiator updating config parameters in the target using *static configuration update* ops.
- Demonstrate initiator passing extra ancillary parameters with each and every TLM GP transaction using using *sideband configurations*.

In the example below, because it is demonstrating an SV -> SC -> SV loopback both the initiator and the target of each operation is implemented in the same SV class producer shown blow.

## 44.2 class producer - SV initiator and target

The **class producer** is a **uvm\_component** that defines both initiator and target TLM-2 ports since this is a loopback and the same producer plays the role of both initiator and eventual target.

In this example the static config TLM-2 channel is made separate from the "mainstream" TLM-2 transaction channel because of a limitation in SV-UVM that the same ports cannot be used for both blocking and non-blocking transport operations. And because static config query/updates are done using non-blocking transports while mainstream transactions use blocking transports, two sets of ports are created.

### 44.3 ::run()

This is the test thread that implements the *initiator* function of the example.

At the high level it performs the following ops,

- Learn (query) the static config from the target.
- Update the static config back to the target with desired persistent register field settings.
- Re-learn (query) the static config from the target to show that static config registers were updated from previous op.
- Set up BURST\_TYPE sideband config value that will be used for all iterations of the main test loop.
- foreach of NUM\_TRANSACTIONS

```
Increment AID sideband config value for this transaction
Set up remaining main TLM GP fields for transaction
Send transaction to target by calling socket's ::b_transport()
```

• Check that checksum of data sent matches that of data received by target.

### 44.4 ::b\_transport()

This is the target's implementation of the mainstream ::b\_transport() method to process all TLM GP transactions in the SV -> SC -> SV loopback test.

Mainly it just updates the checksum that will be checked at the end of the test with the data contents.

But notice how it also accesses the **AID** sideband config parameter accompanying the main TLM GP transaction and reflects that in the checksum as well.

## 44.5 ::nb\_transport\_fw()

This is the target's implementation of the non-blocking ::nb\_transport\_fw() used only for the static config target port.

44.3 ::run() 160

If it is a *static config query* (READ op), it copies the local target's config extension object into the static config extension member of the passed in TLM GP for return back to the initiator.

Otherwise if it is a *static config update* (WRITE op), it from copies from the static config extension member of the passed in TLM GP object arriving from the initiator, into the local target's config extension object.

```
virtual function uvm_tlm_sync_e nb_transport_fw(
   uvm_tlm_gp trans, ref uvm_tlm_phase_e phase,
   input uvm_tlm_time delay );
// {
   int status;
   uvmc_xl_config_base configExtension;
    // Standard checks that pure TLM-2.0 base protocol rules are
    // being properly followed ...
   if( phase != BEGIN_REQ )
        `uvm_error( get_type_name(),
            $psprintf(
                "Phase error on transport socket '%s' expectedPhase=%s actualPhase=%0d",
                "producer::nb_transport_fw()",
                "BEGIN_REQ", int'(phase) ) )
    // Innocent until proven guilty.
   trans.set_response_status( UVM_TLM_OK_RESPONSE );
    // If a configuration extension has been passed alongside the
    // generic payload transaction then it is possible we're doing
    // a static configuration register update or query
   $cast( configExtension, trans.get_extension(uvmc_xl_config_base::ID()) );
   if( configExtension != null ) begin // {
        // if( trans.get_data_length() == 0 )
             We assume static config if data length=0
        if( trans.get_data_length() == 0 ) begin // {
            // if( we're just querying the static configuration )
            // We can just transfer it from the local target
               config extension.
            if( trans.is_read() )
                configExtension.copy( targetConfig );
            // else we assume a config update.
            else targetConfig.copy( configExtension );
           return UVM_TLM_COMPLETED;
       end // }
    end // }
    // Proven guilty ! (This function now only handles
    // static config updates/queries - use ::b_transport() for actual
    // LT-mode-only mainstream transactions.)
   trans.set_response_status( UVM_TLM_GENERIC_ERROR_RESPONSE );
   return UVM_TLM_COMPLETED;
endfunction // }
```

## 44.6 ::learnBusParameters()

Send a transaction to QUERY the target configuration. Full configuration will arrive in the generic payload on the on the return path of this **nb\_transport\_fw()** call.

Notice the convenient use of the base class **uvmc\_xl\_config::query\_trans()** method that returns a *pre-fab'ed* TLM GP container that can conveniently be used (and reused) as a carrier strictly for the purpose of performing *config query* operations.

```
function void learnBusParameters( AxiConfig configExt ); // {
    uvm_tlm_time delay = new("del",1e-9);
    uvm tlm phase e phase = BEGIN REO;
    uvm_tlm_generic_payload q = configExt.query_trans();
    if( out_config.nb_transport_fw( q, phase, delay )
           != UVM TLM COMPLETED
        | | q.qet_response_status() != UVM_TLM_OK_RESPONSE )
    begin
        `uvm_error( get_type_name(),
            $psprintf(
                "Error on transport socket '%s' ",
                "producer::learnBusParameters()" ) )
        return;
    end
    `uvm_info( get_type_name(),
        $psprintf( "[PRODUCER/CONFIG/QUERY] ADDR_WIDTH=%0d DATA_WIDTH=%0d LOCK_TYPE=%0d
            configExt.getAddrWidth(),
            configExt.getDataWidth(),
            configExt.getLockType(),
            configExt.getCacheType(),
            configExt.getProtType() ), UVM_LOW )
endfunction // }
```

## 44.7 ::updateTargetConfig()

Send a transaction to UPDATE the initial target configuration.

Again, notice use of the ::update\_trans() method of the base class uvm\_xl\_config as a convenient pre-configured and reusable TLM GP that acts as a carrier for the *config update* operations.

# 45 SV -> SC -> SV loopback example with dual ports

### 45.1 Example of dual TLM target ports

This example is a slight modification of the single port SV -> SC -> SV exmaple and the handling of configuration extensions is identical so no need to repeat that here.


However, what this example does demonstrate is the case of having dual TLM initiator + target socket couplings for a single parent UVM component. One is for WRITE operations and the other is for READ operations. This might be desirable in the case where a modeler would want to have a dedicated ::b\_transport() function for each type of operation, especially if time consuming WRITE and READ ops might overlap.

In SystemVerilog UVM, there is a dilema of how a TLM target model that is some derivation of *uvm\_component* can define 2 TLM target sockets. The reason is that these sockets make the assumption that their parent class is expected to define the required target ::b\_transport() method implementation which is always assumed to have that fixed name.

In SystemC we can use convenience sockets for this where each convenience socket allows you to register the separately named transport callbacks for each target socket.

But, as mentioned UVM TLM does not allow this. So what this example demonstrates is to have 2 *uvm\_component* derived child members of the parent *class producer* and each of those child components define a single target UVM TLM blocking transport socket (*class uvm\_tlm\_b\_target\_socket*). One of the containers handles WRITE operations and the other handles READ operations.

The diagram below illustrates the configuration showing two child *uvm\_component*'s acting as TLM port containers inside the parent SV producer which is also a *uvm\_component*.



### 45.2 class producer TLM port containers

The two port container classes below instantiate TLM target blocking transport sockets (*class uvm\_tlm\_b\_target\_socket*).

The first one, class producer\_write\_port\_container handles WRITE operations exclusively.

The second one, class producer\_read\_port\_container handles READ operations exclusively.

Both do so by calling the ::b\_transport\_write() and ::b\_transport\_read() methods of their parent class respectively.

```
typedef class producer;
class producer write port container extends uvm component; // {
    `uvm_component_utils(producer_write_port_container)
    // All ports default to TLM GP as transaction kind.
    uvm_tlm_b_target_socket #( producer_write_port_container ) in;
    producer parent = producer'(get_parent());
    function new(string name, uvm_component parent=null);
        super.new(name, parent);
        in = new("in", this);
    endfunction
    virtual task b_transport( uvm_tlm_gp t, uvm_tlm_time delay );
        parent.b_transport_write( t, delay );
    endtask
endclass // }
class producer_read_port_container extends uvm_component; // {
    `uvm_component_utils(producer_read_port_container)
    // All ports default to TLM GP as transaction kind.
    uvm_tlm_b target socket #( producer read port container ) in;
    producer parent = producer'(get_parent());
    function new(string name, uvm_component parent=null);
        super.new(name, parent);
        in = new("in", this);
    endfunction
    virtual task b_transport( uvm_tlm_gp t, uvm_tlm_time delay );
       parent.b_transport_read( t, delay );
    endtask
endclass // }
```

# 45.3 class producer - SV initiator and target

The *class producer* is a *uvm\_component* that defines both initiator and target TLM-2 sockets since this is a loopback and the same producer plays the role of both initiator and eventual target.

However in this example we want to have separate target ports for WRITE operations and READ operations.

Notice in this case however, that rather than directly instantiating two UVM TLM target sockets, rather, the parent class producer instantiates the containers for those sockets as described above.

# **46 UVMC Type Support**

The members of your transaction definitions may be any collection of the following types, which have direct support in UVMC. For any type not listed, there is likely a supported type to which your converter can adapt.

## 46.1 Supported Data Types

The following types are supported by UVMC for packing and unpacking via the streaming operators.

```
SV
                   longint
                   | long long
int
                   | int
shortint
                  | short
byte
                  | char
                  | bool
bit
longint unsigned | unsigned long long
int unsigned | unsigned int
shortint unsigned | unsigned short
byte unsigned | unsigned char
bit unsigned | bool
shortreal | float
real | double
string | string
time
                  | sc_time
                  T arr[N]; T arr[N];
T q[$]
T da[]
                  | vector<T>
                  | list<T>
T aa[KEY]
                  | map<KEY,T>
                  | sc_bit
bit
logic
                   | sc_logic
lv [L:R]
bv [L:R]
                | sc_lv<N>
| sc_bv<N>
bit [N-1:0] | sc_int<N>
bit [N-1:0] | sc_uint<N>
bit [N-1:0] | sc_bigint<N>
bit [N-1:0] | sc_biguint<N>
```

### 46.1.1 Choosing the type mappings

- Each row in the table shows a *suggested* mapping between SV and SC types. Many other mappings are possible. For example, you can unpack an *int* from the source language into many types other than *int* in the target language, *char[4]*, *sc\_lv<32>*, and *bit [31:0]* to name a few.
- Be sure to consider platform dependencies such as 32-bit versus 64-bit, and big versus little endian.
- When you have the freedom to define an equivalent transaction type from scratch, you would typically define the transaction to have the same number of fields with equivalent bit sizes.
- When both of the transaction objects in SV and SC are pre-existing, they may not have the exact same number of members of equivalent types declared in the exact same order. With UVM Connect, your ability to define custom converters allows you to get your models communicating despite the

- disparate transaction types.
- Conversion can even span multiple members of the target transaction type. That int might represent a 32-bit address on the source side, and two 16-bit high/low addresses on the target side.
- Conversion can map between fields of different bit widths. For example, a 32-bit address can be mapped to a 16-bit address, as long as steps are taken to avoid truncation of the larger field.

#### 46.1.1.1 Usage Limitations

Integral size Each integral field is limited to 4K bits

Total size Each packed transaction is limited to 4K bytes

Arrays Supports one dimension only

Instead of implementing the  $do_*$  methods directly, you may opt to employ the `uvm\_field macros, which expand into code that implements these operations for most types. This is not recommended. The field macros expand into large amounts of code that affect run-time

`uvm\_field performance in every simulation in which they are used. They limit the upper-bound on accelleration performance. The code they expand into is unreadable and may hinder debug should

you ever have to step through it. For details on these and other costs associated with `uvm\_field and all other UVM macros, see the white paper, *OVM/UVM Macros: A Cost-Benefit Analysis*, at http://www.verificationacademy.com

# **46.2 Type-Support Examples**

How to run the example demonstrating type support

See <u>Quickstart 1-2-3 to running examples</u> for setup requirements for running the examples.

#### 46.2.1 Use make help to view the menu of available examples

```
> make help
```

Choose an example to run from the menu, say

```
> make all
```

This compiles and runs an example demonstrating packing and unpacking of all directly supported data types allowed as members of your transaction classes. Other types require conversion to the supported types.

```
//-----//
//
  Copyright 2021 Siemens EDA
//
                                                      //
  Licensed under the Apache License, Version 2.0 (the
//
  "License"); you may not use this file except in
//
                                                      //
   compliance with the License. You may obtain a copy of
//
                                                      //
//
    the License at
                                                      //
//
                                                      //
//
       http://www.apache.org/licenses/LICENSE-2.0
                                                      //
//
                                                      //
//
    Unless required by applicable law or agreed to in
                                                      //
   writing, software distributed under the License is
   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied.
//
  See the License for the specific language governing
                                                      //
    permissions and limitations under the License.
                                                      //
```

# 47 Data Type Support

This example shows a full implementation of a UVM-compliant transaction type whose fields represent all the data types supported by the UVMC library. Although the example defines all the do\_\* operations, UVMC requires only do pack and do unpack.

### 47.1 <u>packet</u>

Defines a packet class containing a field for each of the data types supported by UVMC.

integrals bit, byte, shortint, int, longint long, and their unsigned counterparts.

user-defined enumeration types are packed by their numeric value. A compatible enumeration type enum

must be defined on the SC side.

shortreal and real translate to SC-side float and double, respectively. reals

use only for ASCII strings. Use vector<char> for an array of bytes whose elements can include the strings

'0' value

fixed arrays, queues, dynamic arrays, and associate arrays are supported as long as the element and

key types are among the supported types. These types are analogous to the STL vector<T>, arrays

list<T>, and map<KEY,T> types in C++.

packed as 64-bit values. Equates to the SC 'sc time' type. time

The SV bit-vector and logic-vector types are mapped to any of the following SC built-in types:

sc\_bit, sc\_logic, sc\_bv<N>, sc\_lv<N>, sc\_int<N>, sc\_uint<N>, sc\_bigint<N>, and sc\_biguint<N>, sc data for any valid width, N. For any given N, the SV-side declaration should be bit [N-1:0] var name. types

See the SC-side definition of packet.

Although do pack and do unpack are the only methods required by UVMC, this example also implements do copy, do compare, do print, and do record. There are many reasons for opting to implement the  $do_*$ methods as below instead of using the `uvm\_field macros. For details, see the white paper, OVM/UVM Macros: A Cost-Benefit Analysis, at http://www.verificationacademy.com.

```
class packet extends uvm_object;
  // default converter assumes trans derives from uvm_object
   `uvm_object_utils(packet)
  function new(string name="");
    super.new(name);
  endfunction
   typedef enum { ADD, SUBTRACT, MULTIPLY, DIVIDE } cmds_t;
   rand cmds_t
                         enum32;
   rand longint
                       int64;
                        int32;
   rand int
                       int16;
int8;
   rand shortint
   rand byte
   rand bit
                        int1;
   rand longint unsigned uint64;
   rand int unsigned uint32;
   rand shortint unsigned uint16;
   rand byte unsigned uint8;
   rand bit unsigned
                       uint1;
```

```
real real64;

rand time time64;

string str;

rand int arr[3];

rand byte q[$];

rand shortint da[];

shortint aa[shortint];

rand sub_object obj;

rand bit scbit;

rand logic sclogic;

rand bit [16:0] scbv;

rand logic [34:0] sclv;

rand bit [5:0] scint;

rand bit [24:0] scuint;

rand bit [36:0] scbigint;

rand bit [61:0] scbiguint;

constraint C_q_size { q.size inside {[1:11]}; }

constraint C_da_size { da.size inside {[1:11]}; }
```

## 47.2 Methods

### 47.3 do pack

Converts this transaction's contents into a form transferrable outside SystemVerilog.

Each field is packed using the smaller, more efficient packing macros included in UVM. Associative arrays are packed by first packing its size in a 32-bit value. Then, you pack each key-value pair use the macro appropriate for their types.

Subobjects are packed by calling *packer.pack\_object(subob)*;.

If your transaction extends a base class with its own fields, call *super.do\_pack(packer)* before packing anything in this class.

```
virtual function void do_pack(uvm_packer packer);

`uvm_pack_int(enum32)
`uvm_pack_int(int64)
`uvm_pack_int(int32)
`uvm_pack_int(int16)
`uvm_pack_int(int1)
`uvm_pack_int(int1)
`uvm_pack_int(uint64)
`uvm_pack_int(uint32)
`uvm_pack_int(uint16)
`uvm_pack_int(uint18)
`uvm_pack_int(uint1)
`uvm_pack_int(scbit)
`uvm_pack_int(sclogic)
`uvm_pack_int(scbv)
```

47.1 packet 169

```
`uvm_pack_int(sclv)
  `uvm_pack_int(scint)
  `uvm_pack_int(scuint)
  `uvm_pack_int(scbigint)
  `uvm_pack_int(scbiquint)
  `uvm_pack_int(time64)
  `uvm_pack_real(real64)
  `uvm_pack_string(str)
  `uvm_pack_sarray(arr)
  `uvm_pack_queue(q)
  `uvm_pack_array(da)
  `uvm_pack_intN(aa.size(),32)
  foreach (aa[i]) begin
    `uvm_pack_intN(i,16)
    `uvm_pack_intN(aa[i],16)
 packer.pack_object(obj);
endfunction
```

### 47.4 do unpack

Converts a bit-vector representation of a transaction into this transaction object.

The order and manner of unpacking must be identical to how packing was performed. Packing an object then unpacking into a new instance of the object should be equivalent to copying the original object, minus any fields that were not packed.

Each field is unpacked using the smaller, more efficient unpacking macros included in UVM.

Associative arrays are packed by first packing its size in a 32-bit value. Then, you pack each key-value pair use the macro appropriate for their types.

To unpack sub-objects, first call *packer.is\_null()* to determine if the packed sub-object is null or now. If not, you set this transaction's sub-object to null. If *is\_null* returns 0, then alloate *obj* if its null and call *packer.unpack\_object()*.

If your transaction extends a base class with its own fields, call *super.do\_unpack(packer)* before unpacking anything in this class.

Instead of the macros, you could call methods of the packer for every field, just as you do for sub-objects. However, packing of built-in integral types is less efficient, and there is no methods for unpacking arrays.

```
virtual function void do_unpack(uvm_packer packer);
int unsigned n;

`uvm_unpack_enum(enum32,cmds_t)
`uvm_unpack_int(int64)
`uvm_unpack_int(int32)
`uvm_unpack_int(int16)
`uvm_unpack_int(int18)
`uvm_unpack_int(int1)
`uvm_unpack_int(uint64)
```

47.3 do pack 170

```
`uvm_unpack_int(uint32)
`uvm_unpack_int(uint16)
`uvm_unpack_int(uint8)
`uvm_unpack_int(uint1)
`uvm_unpack_int(scbit)
`uvm_unpack_int(sclogic)
`uvm_unpack_int(scbv)
`uvm_unpack_int(sclv)
`uvm_unpack_int(scint)
`uvm_unpack_int(scuint)
`uvm_unpack_int(scbigint)
`uvm_unpack_int(scbiguint)
`uvm_unpack_int(time64)
`uvm_unpack_real(real64)
`uvm_unpack_string(str)
`uvm_unpack_sarray(arr)
`uvm_unpack_queue(q)
`uvm_unpack_array(da)
aa.delete();
`uvm_unpack_int(n)
for (int i=0; i< n; i++) begin
 shortint k, val;
  `uvm_unpack_int(k)
  `uvm_unpack_int(val)
 aa[k]=val;
if (packer.is_null())
 obj = null;
else begin
 if (obj == null)
   obj = new();
  packer.unpack_object(obj);
```

endfunction

# 47.5 do\_copy

Copies the values of fields from another object of the same type into this object.

Do\_copy uses the assignment operator for all built-in types. Subobjects are copied by calling *subobj.copy(\_rhs.subobj)*.

If your transaction extends a base class with its own fields, call *super.do\_copy(rhs)* before copying anything in this class.

```
function void do_copy(uvm_object rhs);

packet _rhs;
assert($cast(_rhs,rhs));

enum32 = _rhs.enum32;
int64 = _rhs.int64;
int32 = _rhs.int32;
int16 = _rhs.int16;
int8 = _rhs.int8;
```

47.4 do unpack 171

```
int1 = _rhs.int1;
uint64 = _rhs.uint64;
 uint32 = _rhs.uint32;
 uint16 = _rhs.uint16;
          = _rhs.uint8;
 uint1
         = _rhs.uint1;
 time64 = _rhs.time64;
          = _rhs.str;
 str
          = _rhs.arr;
 arr
          = _rhs.q;
 q
          = _rhs.da;
 da
 aa
          = _rhs.aa;
 real64 = _rhs.real64;
 scbit = _rhs.scbit;
 sclogic = _rhs.sclogic;
        = _rhs.scbv;
 scbv
          = _rhs.sclv;
         = _rhs.scint;
 scint
 scuint = _rhs.scuint;
 scbigint = _rhs.scbigint;
 scbiquint = _rhs.scbiquint;
 obj.copy(_rhs.obj);
endfunction
```

### 47.6 do\_compare

Compares the values of fields with those of another object of the same type, returning 1 if a match, 0 otherwise.

Use the boolean equality operator (==) for most built-in types. It is more efficient than the provided methods in the *comparer* policy class.

If you opt to employ direct comparison with the == operator as in this example, you must still set the *comparer.result* to 0 if there were no miscompares, or to if there was a miscompare.

Leverage short-circuit expression evaluation for higher efficiency. Expression evaluation stops as soon as a result is certain. For example, given an expression (a && b && c && d), if a or b are 0, the whole expression evaluates to 0, so there is no point in examining c or d. The expression evaluates to 0 no matter what their values. In this *packet* class, if the *int64* property doesn't match with the right hand side, the remaining 25 equality comparisons that follow are not evaluated, thus speeding up the comparison operation considerably.

Comparison of scalars is more efficient than comparison of arrays and other composite types (e.g. sub-objects). So, put composite types at the end of the expression. That way, these types will not be compared unless all the previous expression terms evaluate to true.

Subobjects are compared by calling *subobj.compare(\_rhs.subobj,comparer)*.

If your transaction extends a base class with its own fields, call *super.do\_compare(rhs,comparer)* before comparing any fields of this class. If *super.do\_compare* returns 0, return immediately with 0. Otherwise, continue with comparing this transaction's fields.

```
function bit do_compare(uvm_object rhs, uvm_comparer comparer);

packet _rhs;
assert($cast(_rhs,rhs));
```

47.5 do copy 172

```
comparer.result = 1;
  do_compare =
           enum32 == \_rhs.enum32 &&
           int64 == _rhs.int64 &&
int32 == _rhs.int132 &&
int16 == _rhs.int16 &&
int8 == _rhs.int8 &&
           int8 == _rns.inc.
int1 == _rhs.int1 &&
           uint64 == _rhs.uint64 &&
uint32 == _rhs.uint32 &&
           uint16 == _rhs.uint16 &&
           uint8 == _rhs.uint8 &&
           uint1
                     == _rhs.uint1 &&
           time64 == _rhs.time64 \&&
           __ins.time64
str == _rhs.str &&
arr == ~~~
                     == _rhs.q &&
           da
                     == _rhs.da &&
           scbit == _rhs.scbit &&
           sclogic == _rhs.sclogic &&
           scbv == _rns.sclv &&
colv == _rhs.sclv &&
           == _rhs.sclv &&
scint == _rhs.scint &&
scuint == rhs.*
                     == _rhs.scuint &&
           scbigint == _rhs.scbigint &&
           scbiguint == _rhs.scbiguint &&
           $realtobits(real64) == $realtobits(_rhs.real64)
  if (!do_compare)
    return 0;
  // temporary limitation: assoc arrays must be compared "item by item"
  if (aa.size() != _rhs.aa.size())
    return 0;
  foreach (aa[i])
    if (!(_rhs.aa.exists(i) && aa[i] == _rhs.aa[i]))
      return 0;
  // compare sub-object deeply
  if (obj == null) begin
    if (_rhs.obj != null)
       return 0;
  end
    do_compare = obj.compare(_rhs.obj,comparer);
  comparer.result = 1-do_compare;
endfunction
```

### 47.7 <u>do\_print</u>

Implements printing of all fields in this transaction using the provided *printer* policy class.

To cut down on repetitive typing, small macros are used to "inline" verbose calls to printer.print\_generic.

47.6 do\_compare 173

If your transaction extends a base class with its own fields, call *super.do\_print(printer)* before printing any fields of this class.

```
virtual function void do_print(uvm_printer printer);
  `define do_print_int(VAR, TYP, SZ) \
     printer.print_generic(`"VAR`", `"TYP`", SZ, $sformatf("'h%h", VAR));
  `define do_print_ele(VAR, TYP, SZ) \
     printer.print_generic($sformatf("[%0d]",i),\
             `"TYP`",SZ,$sformatf("'h%h",VAR));
  printer.print_generic("cmd", "cmds_t", 32, enum32.name());
  `do_print_int(int64, longint, 64)
  `do_print_int(int32,
                                  int,
                                                            32)
  `do_print_int(int32, int, 32)
`do_print_int(int16, shortint, 16)
`do_print_int(int8, byte, 8)
`do_print_int(int1, bit, 1)
`do_print_int(uint64, longint unsigned, 64)
`do_print_int(uint32, int unsigned, 32)
`do_print_int(uint16, shortint unsigned, 16)
`do_print_int(uint8, byte unsigned, 8)
`do_print_int(uint1, bit unsigned, 1)
`do_print_int(scbit, bit, 1)
  do_print_int(scbit, bit,
do_print_int(sclogic, logic,
do_print_int(scbv, bit[16:0],
do_print_int(sclv, bit[34:0],
do_print_int(scint, bit[5:0],
do_print_int(scuint, bit[24:0],
                                                             1)
                                                          17)
35)
                                                             6)
                                                           25)
  `do_print_int(scbigint, bit[36:0],
                                                            37)
  `do_print_int(scbiguint, bit[61:0],
                                                             62)
  printer.print_time ("time64",time64);
  printer.print_real ("real64", real64);
  printer.print_string ("str", str);
  // print arrays one element at a time, between a header
  // and footer
  printer.print_array_header("arr", 3, "int[3]");
  foreach (arr[i])
     `do_print_ele(arr[i],int,32)
  printer.print_array_footer(3);
  printer.print_array_header("q",q.size(),"byte[$]");
  foreach (q[i])
     `do_print_ele(q[i],byte,8)
  printer.print_array_footer(q.size());
  printer.print_array_header("da", da.size(), "shortint[]");
  foreach (da[i])
      `do_print_ele(da[i],shortint,16)
  printer.print_array_footer(da.size());
  printer.print_array_header("aa", aa.num(), "shortint[shortint]");
  foreach (aa[i])
     `do_print_ele(aa[i], shortint, 16)
  printer.print_array_footer(aa.num());
  printer.print_object("obj",obj);
endfunction
```

47.7 do print 174

### 47.8 do record

Records all members of this transaction class for later viewing in the GUI's wave window.

This implementation uses the small *uvm\_record\_field* macro to record most field types. Arrays are recorded iteratively using the same macro.

To record a subobject, call the recorder's record object method.

The component's *end\_tr* method indirectly calls this method, but only if its *recording\_detail* configuration parameter is set to something above UVM\_NONE.

If your transaction extends a base class with its own fields, call *super.do\_record(recorder)* before recording any fields of this class.

```
virtual function void do_record(uvm_recorder recorder);
  int unsigned real_bits32;
  int unsigned n;
  `uvm_record_field("enum32",enum32)
  `uvm_record_field("int64",int64)
  `uvm_record_field("int32",int32)
  `uvm_record_field("int16",int16)
  `uvm_record_field("int8",int8)
  `uvm_record_field("int1",int1)
  `uvm_record_field("uint64", uint64)
  `uvm_record_field("uint32",uint32)
  `uvm_record_field("uint16",uint16)
  `uvm_record_field("uint8",uint8)
  `uvm_record_field("uint1",uint1)
  `uvm_record_time("time64",time64)
  `uvm_record_field("real64", real64)
  `uvm_record_string("str",str)
  foreach(arr[i])
    `uvm_record_field($sformatf("arr[%0d]",i),arr[i])
  foreach(q[i])
    `uvm_record_field($sformatf("q[%0d]",i),q[i])
  foreach(da[i])
    `uvm_record_field($sformatf("da[%0d]",i),da[i])
  foreach (aa[i]) begin
    string val = $sformatf("'h%h",aa[i]);
    `uvm_record_field($sformatf("aa[%0d]",i),val)
  recorder.record_object("obj",obj);
  `uvm_record_field("scbit", scbit);
  `uvm_record_field("sclogic", sclogic);
  `uvm_record_field("scbv",scbv);
  `uvm_record_field("sclv", sclv);
  `uvm_record_field("scint", scint);
  `uvm_record_field("scuint", scuint);
  `uvm_record_field("scbigint", scbigint);
  `uvm_record_field("scbiguint",scbiguint);
endfunction
```

47.8 do record 175

### 47.9 pre randomize

Randomizes the string variable, str, and associative array, aa.

For strings, we randomize its length to be within a narrow range, then randomize each character to be within the range of printable characters.

For the associative array, we randomize its size (number of entries) to be within a narrow range, then randomize each key/value pair.

```
function void pre_randomize();
 int aa_size;
 int str_size;
 // randomize assoc array
 void'(std::randomize(aa_size) with { aa_size inside {[4:11]}; });
 aa.delete();
  for (int i=0; i < aa_size; i++) begin
   shortint key;
   shortint val;
   key = $urandom;
   val = $urandom;
   aa[key] = val;
  end
 // randomize string
 void'(std::randomize(str_size) with { str_size inside {[4:11]}; });
  str = "";
  for (int i=0; i < str_size; i++) begin</pre>
   byte ele;
   void'(std::randomize(ele) with { ele inside {[32:126]}; });
$sformat(str, "%s%x", str, ele); // str = {str, string'(ele)};
 end
  // allocate sub-object
 if (obj == null)
     obj = new("obj");
endfunction
```

### 47.10 pre\_randomize

Provides rough randomization of real and shortreal fields by casting randomized integrals to reals then taking their quotients.

```
function void post_randomize();
    // reals derive from quotient of two randomized ints
    real64 = real'(uint64) / real'(uint32);
    endfunction
endclass : packet
```

### 47.11 producer

A simple producer that generates packet transactions and sends them out its *out* blocking-put and *ap* analysis ports.

```
class producer extends uvm_component;
   uvm_blocking_put_port #(packet) out;
   uvm_analysis_port #(packet) ap;
   `uvm_component_utils(producer)
   function new(string name, uvm_component parent=null);
      super.new(name,parent);
      out = new("out", this);
      ap = new("ap", this);
   endfunction : new
   task run_phase (uvm_phase phase);
     packet pkt;
     phase.raise_objection(this);
     for (int i = 1; i <= NUM_PKTS; i++) begin
      pkt = new;
      assert(pkt.randomize());
       `uvm_info("PRODUCER/SEND",
          $sformatf("Sending packet #%Od",i),UVM_MEDIUM)
          pkt.print();
       ap.write(pkt);
       out.put(pkt);
     end
       `uvm_info("PRODUCER/STOP", "Stopping the test", UVM_LOW);
     phase.drop_objection(this);
   endtask
endclass
```

### 47.12 scoreboard

A simple scoreboard that implements in-order comparison of *expect* and *actual* packets. The *expect* packets arrive via the *expect\_in* analysis export. They are stored in an internal FIFO for later comparison with incoming *actual* packets, which arrive on its *actual\_in* analysis imp. Strict comparison is performed as each *actual* arrives.

```
`uvm_analysis_imp_decl(_expect)
`uvm_analysis_imp_decl(_actual)

class scoreboard extends uvm_component;

packet expect_q[$];
 uvm_analysis_imp_expect #(packet, scoreboard) expect_in;
 uvm_analysis_imp_actual #(packet, scoreboard) actual_in;
```

47.11 producer 177

```
`uvm_component_utils(scoreboard)
   function new(string name, uvm_component parent=null);
      super.new(name, parent);
      actual_in = new("actual_in", this);
      expect_in = new("expect_in", this);
   endfunction : new
   virtual function void write_expect(packet t);
     expect_q.push_back(t);
     if (run_ph.phase_done.get_objection_count(this) == 0)
       run_ph.raise_objection(this, "Scoreboard has expect packet");
   endfunction
   virtual function void write_actual(packet t);
    packet exp;
     `uvm_info("SCOREBD/RECV_ACTUAL",
            $sformatf("SV scoreboard recevied actual:\n %p",t),UVM_HIGH);
     if (expect_q.size() == 0)
       uvm_report_fatal("SCOREBD/NO_EXPECT",
         $psprintf("%m: No expect packet to compare with incoming actual."));
     exp = expect_q.pop_front();
     if (!exp.compare(t))
       uvm_report_error("SCOREBD/MISCOMPARE",
         $psprintf("Actual does not match expect:\nexpect=%p\nactual=%p",
           exp,t));
     if (expect_q.size() == 0 && run_ph.phase_done.get_objection_count(this) != 0)
       run_ph.drop_objection(this, "Scoreboard has no more expect");
   endfunction
endclass
```

### 47.13 sv main

module sv main

Creates an instance of a <u>producer</u> and <u>scoreboard</u>, makes both native and cross-language connections using UVM Connect, then calls *run\_test*.

```
module sv_main;
import uvmc_pkg::*;

producer prod = new("prod");
scoreboard sb = new("sb");

initial begin

// expect path = normal TLM connection between producer and scoreboard prod.ap.connect(sb.expect_in);

// actual path - SC-side consumer to SV-side scoreboard
```

47.12 scoreboard

```
uvmc_tlm1 #(packet)::connect(prod.out,"foo");
uvmc_tlm1 #(packet)::connect(sb.actual_in,"bar");
run_test();
end
endmodule
```

47.13 sv\_main 179

# 48 SC Type Support

This example defines and uses a transaction that declares as members each of the data types supported for cross-language transfer by UVMC. The example consists of the following classes and functions:

### 48.1 Packet

First, we define a transaction class, *Packet*, declaring an instance of each supported data type for UVMC transfer. It contains the following fields:

integrals bool, char, short, int, long long, and their unsigned counterparts.

enum user-defined enumeration types packed by their numeric value. A compatible enumeration type

must be defined on the SV side.

reals float and double translate to shortreal and real, respectively.

terminated with the NULL character. Use vector<char> for an array of bytes whose elements can

include the '0' value

fixed arrays, and STL vector<T>, list<T>, and map<KEY,T> are supported as long as T and KEY

are also supported. These types are similar to the SV queue, dynamic array, and associate array

types, respectively. Be sure to #include the definitions and declare you're 'using' any STL types in

your transaction.

time packed as 64-bit values. Equates to the SV 'time' type.

sc data sc\_bit, sc\_logic, sc\_bv<N>, sc\_lv<N>, sc\_int<N>, sc\_uint<N>, sc\_bigint<N>, and sc\_biguint<N>,

for any valid width, N. These translate to bit and logic vectors on the SV side.

Here is the complete definition of our SC-side Packet class. Note that it does not inherit from any base class.

```
class Packet {
 public:
   enum cmds_t { ADD, SUBTRACT, MULTIPLY, DIVIDE };
                     enum32; // Enumerations
   cmds t
   long long
                    int64;
int32;
                              // Signed integrals
   int.
                     int16;
    short
   char
                     int8;
    bool
                      int1;
    unsigned long long uint64; // Unsigned integrals
   unsigned int uint32;
unsigned short uint16;
   unsigned char uint16 unsigned char uint8;
    bool
                      uint1;
                     real64;
    double
                     time64; // Time
    sc_time
    string
                     str; // Strings
    int
                     arr[3]; // Arrays
                     q;
    vector<char>
    list<short>
                      da;
    map<short, short>
                      aa;
```

```
sub_object obj; // Sub-objects

sc_bit scbit; // SystemC data types
sc_logic sclogic;
sc_bv<17> scbv;
sc_lv<35> sclv;
sc_int<6> scint;
sc_uint<25> scuint;
sc_bigint<37> scbigint;
sc_biguint<62> scbiguint;
};
```

### 48.2 <u>uvmc\_converter<Packet></u>

Next, we defined a template specialization of uvmc\_converter<T> for our <u>Packet</u> type. This class defines <u>do\_pack</u> and <u>do\_unpack</u> methods that convert our <u>Packet</u> using the <u>uvmc\_packer</u> object passed as an argument. Unlike in SV, we are defining packing and unpacking functionality in a separate class and not as methods of the <u>Packet</u> itself. This allows us to define custom packing algorithms, or "policies", without having to subtype the Packet class.

### 48.3 Methods

### 48.4 do\_pack

Serializes the packet t using the provided uvmc\_packer argument, packer.

All fields are "streamed" into the packer object using operator <<, which the packer defines for each of of the supported data types.

In effect, we are packing our object just as you might print your object contents to *cout*. Instead of streaming to *cout*, you are streaming to the *packer*. Thus the process of packing an object is easy. You need only ensure that the field order of packing and unpacking are the same for the converters on both sides of the language boundary.

The resulting bits are retained by the packer for subsequent extraction and transfer to SV.

The bits representing the serialized transaction will be transferred to SV, preloaded into a SV packer object, then unpacked via a compatible *unpack* operation in SV.

This example packs all members with one statement. You may need to split into several statements, e.g. when conditionally packing sub-objects.

When packing sub-objects, you must first pack a 4-bit value as follows

Oif the sub-object is NULL or is not to be packed 1 if the sub-object is non-NULL and packed. If you pack a '1' as above, then pack the sub-object by calling

```
uvmc_conveter<obj type>::do_pack(packer);
    static void do_pack(const Packet &t, uvmc_packer &packer)
    {
        packer
```

48.1 Packet 181

### 48.5 do unpack

Extracts a serialized version of a packet into the given <u>Packet</u> object. The bits representing the serialized transaction have been packed via a compatible *do\_pack* operation, transferred across the language boundary if necessary, then preloaded into the *packer* object before this function is called.

All fields are "streamed" out of the packer object using operator>>, which the packer defines for each of of the supported data types.

In effect, we are unpacking into a Packet object just as you might stream Packet contents from *cin*. Instead of streaming from *cin*, you are streaming from the *packer*. Thus, the process of unpacking into an object is easy. You need only ensure that the field order of packing and unpacking are the same for the converters on both sides of the language boundary.

When unpacking sub-objects, you first unpack a 4-bit value and interpret as follows

0set the sub-object to NULL

1 unpack the sub-object by calling uvmc conveter<type>::do unpack

This example unpacks all members with one statement. You may need to split into several statements, e.g. when conditionally unpacking sub-objects.

48.4 do pack 182

### 48.6 <u>uvmc print<Packet></u>

A template specialization of uvmc\_print<T>, this class is used by <u>operator<<(ostream.Packet)</u> to print the contents of a <u>Packet</u>.

The print method is the entry point; it calls do print, which performs the actual streaming.

An overload of non-member function, *operator*<<, for the *ostream* is defined for <u>Packet</u> types. Its implementation calls this class' <u>print</u> method.

With these defined, any Packet object can be output as follows

```
#include <iostream>
using std::ostream;
using std::cout;

Packet t;
...
cout << t << endl;</pre>
```

### 48.7 Methods

# 48.8 <u>do\_print</u>

Streams the data members of the <u>Packet</u> object *t* to the provided output stream *os*, which defaults to the standard output stream, *cout*.

All data members, including sub-objects, must have *operator*<<(ostream&) defined. This is true for all C++ and SC built-in types. The UVMC library provides *operator*<<(ostream&) for the STL vector<T>, list<T>, and map<KEY,T> types.

Infinite recursion through self-reference is not caught. You are responsible for making sure sub-objects, if streamed, do not refer to an object already streamed.

Although example streams all members with one statement, you may split the task into as many statements as you like.

```
template <>
class uvmc_print<Packet> {
 public:
  static void do_print(const Packet& t, ostream& os=cout) {
       os << " enum32:" << t.enum32
          << " int64:" << t.int64
          << " int32:" << t.int32
          << " int16:" << t.int16
          << " int8:" << t.int8
          << " int1:" << t.int1
          << " int64:" << t.uint64
          << " int32:" << t.uint32
          << " int16:" << t.uint16
          << " int8:"
                       << t.uint8
          << " int1:" << t.uint1
          << " scbit:" << t.scbit
```

```
<< " sclogic:"<< t.sclogic
       << " scbv:" << t.scbv
       << " sclv:"
                   << t.sclv
       << " scint:" << t.scint
       << " scuint:" << t.scuint
       << " scbigint: " << t.scbigint
       << " scbiguint:" << t.scbiguint
       << " time64:" << t.time64
       << " real64:" << t.real64
       << " str:" << t.str
       << " arr:"
                    << t.arr
       << " obj:" << t.obj;
}
```

### 48.9 <u>print</u>

The entry point for printing our Packet. We output a brace, {, then call <u>do print</u>, then output a closing brace, }. This structure prevents superfluous braces for transactions inheriting from base classes with fields. See the Converters examples set to see examples of converters and printers for transactions with base classes.

```
static void print(const Packet& t, ostream& os=cout) {
  os << "'{";
  do_print(t,os);
  os << " }";
}</pre>
```

### 48.10 operator<<(ostream,Packet)

We next defines *operator*<< (*ostream*&) for <u>Packet</u> types, enabling us to output Packet objects to cout and other output streams. Our <u>Consumer</u> uses *operator*<< to output Packets it receives.

Example usage

```
#include <iostream>
using std::ostream;
using std::cout;

Packet t;
...
cout << t << endl;
ostream& operator << (ostream& os, const Packet& v) {
  uvmc_print<Packet>::print(v,os);
}
```

### 48.11 Consumer

Defines a simple consumer of <u>Packets</u>. Each packet it gets is printed and sent out its *analysis out* port.

```
using namespace sc_core;
using namespace tlm;
```

48.8 do print 184

```
class Consumer : public sc_module,
                public tlm_blocking_put_if<Packet> {
 public:
 sc_export<tlm_blocking_put_if<Packet> > in;
 tlm_analysis_port<Packet> analysis_out;
 Consumer(sc_module_name nm) : in("in"),
                                 analysis_out("analysis_out")
  {
   in(*this);
 virtual void put(const Packet &t) {
   cout << sc_time_stamp()</pre>
         << " SC consumer executing packet:" << endl
         << " " << t << endl;
   wait (123, SC_NS);
   analysis_out.write(t);
} ;
```

### 48.12 sc main

Finally, in *sc\_main*, we simply instantiate a <u>Consumer</u> of <u>Packets</u>, register tUVMC connections to its *in* export and *analysis\_out* port, then start SC simulation. A SV-side producer will drive this consumer with transactions once SV's reaches its *run\_phase*.

```
int sc_main(int argc, char* argv[])
{
   Consumer cons("consumer");

   uvmc_connect(cons.in, "foo");
   uvmc_connect(cons.analysis_out, "bar");

   sc_start();
   return 0;
}
```

48.11 Consumer 185

# 49 UVMC Command API

This section describes the API for accessing and controlling UVM simulation in SystemVerilog from SystemC (or C or C++). To use, the SV side must have called the *uvmc\_init*, which starts a background process that receives and processes incoming commands.

The UVM Connect library provides an SystemC API for accessing SystemVeilog UVM during simulation. With this API users can:

- Wait for a UVM to reach a given simulation phase
- Raise and drop objections
- Set and get UVM configuration
- Send UVM report messages
- Set type and instance overrides in the UVM factory
- Print UVM component topology

While most commands are compatible with C, a few functions take object arguments or block on sc\_events. Therefore, SystemC is currently the only practical source language for using the UVM Command API. Future releases may separate the subset of C-compatible functions into a separate shared library that would not require linking in SystemC.

The following may appear in a future release, based on demand

- Callbacks on phase and objection activity
- Receive UVM report messages, i.e. SC-side acts as report catcher or server
- Integration with SystemCÂ s sc\_report\_handler facility
- Print factory contents, config db contents, and other UVM information
- Separate command layer into SC, C++, and C-accessible components; i.e. not require SystemC for non-SystemC-dependent functions

The following sections provide details and examples for each command in the UVM Command API. To enable access to the UVM command layer, you must call the uvmc\_cmd\_init function from an initial block in a top-level module as in the following example:

#### 49.1 SystemVerilog

```
module sv_main;
import uvm_pkg::*;
import uvmc_pkg::*;
initial begin
    uvmc_cmd_init();
    run_test();
end
endmodule
```

SystemC-side calls to the UVM Command API will block until SystemVerilog has finished elaboration and the uvmc\_cmd\_init function has been called. Because any call to the UVM Command layer may block, calls must be made from within thread processes.

All code provided in the UVM Command descriptions that follow are SystemC unless stated otherwise.

### **49.2 Enumeration Constants**

### 49.2.1 The following enumeration constants are used in various UVM Commands

### 49.3 <u>uvmc\_phase\_state</u>

The state of a UVM phase

UVM\_PHASE\_DORMANT Phase has not started yet
UVM\_PHASE\_STARTED Phase has started
UVM\_PHASE\_EXECUTING Phase is executing
UVM\_PHASE\_READY\_TO\_END Phase is ready to end
UVM\_PHASE\_ENDED Phase has ended
UVM\_PHASE\_DONE Phase has completed

### 49.4 <u>uvmc report severity</u>

The severity of a report

UVM\_INFO Informative message. Verbosity settings affect whether they are printed.

UVM\_WARNING Warning. Not affected by verbosity settings.

UVM ERROR Error. Error counter incremented by default. Not affected by verbosity

settings.

UVM\_FATAL Unrecoverable error. SV simulation will end immediately.

# 49.5 <u>uvmc\_report\_verbosity</u>

The verbosity level assigned to UVM\_INFO reports

UVM\_NONE report will always be issued (unaffected by verbosity level)

UVM\_LOW report is issued at low verbosity setting and higher UVM\_MEDIUM report is issued at medium verbosity and higher UVM\_HIGH report is issued at high verbosity and higher UVM FULL report is issued only when verbosity is set to full

### 49.6 <u>uvmc\_wait\_op</u>

The relational operator to apply in <u>uvmc wait for phase</u> calls

UVM\_LT Wait until UVM is before the given phase

UVM LTE Wait until UVM is before or at the given phase

UVM\_NE Wait until UVM is not at the given phase

UVM\_EQ Wait until UVM is at the given phase

UVM\_GT Wait until UVM is after the given phase

UVM\_GTEWait until UVM is at or after the given phase

# 49.7 Topology

49.1 SystemVerilog

## 49.8 <u>uvmc\_print\_topology</u>

Prints the current UVM testbench topology.

If called prior to UVM completing the build phase, the topology will be incomplete.

#### 49.8.1 Arguments

The hierarchical path of the component from which to start printing topology. If unspecified, topology printing will begin at uvm\_top. Multiple components can be specified by using glob wildcards (\* and ?), e.g. "top.env.\*.driver". You can also specify a POSIX extended regular expression by enclosing the contxt in forward slashes, e.g. "/a[hp]b/". Default: "" (uvm\_top)

The number of levels of hierarchy to print. If not specified, all levels of hierarchy starting from the given context are printed. Default: -1 (recurse all children)

## 49.9 Reporting

The reporting API provides the ability to issue UVM reports, set verbosity, and other reporting features.

# 49.10 <u>uvmc\_report\_enabled</u>

Returns true if a report at the specified verbosity, severity, and id would be emitted if made within the specified component contxt.

The primary purpose of this command is to determine whether a report has a chance of being emitted before incurring the high run-time overhead of formatting the string message.

A report at severity UVM\_INFO is ignored if its verbosity is greater than the verbosity configured for the component in which it is issued. Reports at other severities are not affected by verbosity settings.

If the action of a report with the specified severity and id is configured as UVM\_NO\_ACTION within the specified component contxt.

Filtration by any registered report\_catchers is not considered.

#### 49.10.1 Arguments

verbosity The uvmc report verbosity of the hypothetical report.

severity The <u>uvmc\_report\_severity</u> of the hypothetical report. Default: UVM\_INFO.

The identifier string of the hypothetical report. Must be an exact match. If not specified, then uvmc\_report\_enabled checks only if UVM\_NO\_ACTION is the configured action for the given

severity at the specified context. Default: "" (unspecified)

The hierarchical path of the component that would issue the hypothetical report. If not specified, the context is global, i.e. uvm\_top. Reports not issued by components come from uvm\_top. Default: "" (unspecified)

#### 49.10.1.1 Example

id

```
if (uvmc_report_enabled(UVM_HIGH, UVM_INFO, "PRINT_TRANS") {
   string detailed_msg;
   ...prepare message string here...
   uvmc_report(UVM_INFO, "PRINT_TRANS", detailed_msg, UVM_HIGH);
```

49.11 uvmc set report verbosity

Sets the run-time verbosity level for all UVM\_INFO-severity reports issued by the component(s) at the specified context. Any report from the component context whose verbosity exceeds this maximum will be ignored.

Reports issued by SC via uvmc\_report are affected only by the verbosity level setting for the global context, i.e. context="". To have finer-grained control over SC-issued reports, register a uvm\_report\_catcher with uvm\_top.

#### 49.11.1 Arguments

level The verbosity level. Specify UVM\_NONE, UVM\_LOW, UVM\_MEDIUM, UVM\_HIGH, or UVM\_FULL. Required.

The hierarchical path of the component. Multiple components can be specified by using glob context wildcards \* and ?, e.g. "top.env.\*.driver". You can also specify a POSIX extended regular expression by enclosing the contxt in forward slashes, e.g. "/a[hp]b/". Default: "" (uvm\_top) recurse If true, sets the verbosity of all descendents of the component(s) matching context. Default:false 49.11.1.1 Examples

#### 49.11.1.2 Set global UVM report verbosity to maximum (FULL) output

```
uvmc_set_report_verbosity(UVM_FULL);
```

Disable all filterable INFO reports for the top.env.agent1.driver, but none of its children:

```
uvmc_set_report_verbosity(UVM_NONE, "top.env.agent1.driver");
```

Set report verbosity for all components to UVM\_LOW, except for the troublemaker component, which gets UVM\_HIGH verbosity:

```
uvmc_set_report_verbosity(UVM_LOW, true);
uvmc_set_report_verbosity(UVM_HIGH, "top.env.troublemaker");
```

In the last example, the recursion flag is set to false, so all of troublemaker's children, if any, will remain at UVM\_LOW verbosity.

### 49.12 uvmc\_report

Send a report to UVM for processing, subject to possible filtering by verbosity, action, and active report catchers.

See uvmc report enabled to learn how a report may be filtered.

The UVM report mechanism is used instead of \$display and other ad hoc approaches to ensure consistent output and to control whether a report is issued and what if any actions are taken when it is issued. All reporting methods have the same arguments, except a verbosity level is applied to UVM\_INFO-severity reports.

49.10.1 Arguments 189

#### 49.12.1 Arguments

severity The report severity: specify either UVM\_INFO, UVM\_WARNING, UVM\_ERROR, or UVM\_FATAL. Required argument.

The report id string, used for identification and targeted filtering. See context description for details on how the report's id affects filtering. Required argument.

message The message body, pre-formatted if necessary to a single string. Required.

The verbosity level indicating an INFO report's relative detail. Ignored for warning, error, and fatal verbosity reports. Specify UVM\_NONE, UVM\_LOW, UVM\_MEDIUM, UVM\_HIGH, or UVM\_FULL. Default: UVM\_MEDIUM.

The hierarchical path of the SC-side component issuing the report. The context string appears as the hierarchical name in the report on the SV side, but it does not play a role in report filtering in all cases. All SC-side reports are issued from the global context in UVM, i.e. uvm\_top. To apply filter settings, make them from that context, e.g. uvm\_top.set\_report\_id\_action(). With the context fixed, only the report's id can be used to uniquely identify the SC report to filter. Report catchers, however, are passed the report's context and so can filter based on both SC context and id. Default: "" (unspecified)

 $\frac{\text{The optional filename from which the report was issued. Use } {\text{FILE}} \text{. If specified, the filename will be displayed as part of the report. Default: "" (unspecified)}$ 

line The optional line number within filename from which the report was issued. Use  $\underline{\text{LINE}}$ . If specified, the line number will be displayed as part of the report. Default: 0 (unspecified)

#### 49.12.1.1 Examples

### 49.12.1.2 Send a global (uvm\_top-sourced) info report of medium verbosity to UVM

```
uvmc_report(UVM_INFO, "SC_READY", "SystemC side is ready");
```

Issue the same report, this time with low verbosity a filename and line number.

UVM\_LOW verbosity does not mean lower output. On the contrary, reports with UVM\_LOW verbosity are printed if the run-time verbosity setting is anything but UVM\_NONE. Reports issued with UVM\_NONE verbosity cannot be filtered by the run-time verbosity setting.

The next example sends a WARNING and INFO report from an SC-side producer component. In SV, we disable the warning by setting the action for its effective ID to UVM\_NO\_ACTION. We also set the verbosity threshold for INFO messages with the effective ID to UVM\_NONE. This causes the INFO report to be filtered, as the run-time verbosity for reports of that particular ID are now much lower than the report s stated verbosity level (UVM\_HIGH).

49.12.1 Arguments 190

};

#### 49.12.1.3 To filter SC-sourced reports on the SV side

```
uvm_top.set_report_id_action("TransEvent@top/prod",UVM_NO_ACTION);
uvm_top.set_report_id_verbosity("TransEvent@top/prod",UVM_NONE);
uvm_top.set_report_id_verbosity("TransDump",UVM_NONE);
```

The last statement disables all reports to the global context (uvm\_top) having the ID "TransDump". Note that it is currently not possible to set filters for reports for several contexts at once using wildcards. Also, the hierarchical separator for SC may be configurable in your simulator, and thus could affect the context provided to these commands.

## 49.13 <u>uvmc\_report\_info</u>

Equivalent to <u>uvmc\_report</u> (UVM\_INFO, ...)

## 49.14 <u>uvmc\_report\_warning</u>

Equivalent to <u>uvmc\_report</u> (UVM\_WARNING, ...)

### 49.15 <u>uvmc\_report\_error</u>

Equivalent to <u>uvmc\_report</u> (UVM\_ERROR, ...)

### 49.16 <u>uvmc\_report\_fatal</u>

Equivalent to <u>uvmc\_report</u> (UVM\_FATAL, ...)

# 49.17 Report Macros

Convenience macros to <u>uvmc report</u>. See <u>uvmc report</u> for details on macro arguments.

```
UVMC_INFO (ID, message, verbosity, context)
UVMC_WARNING (ID, message, context)
UVMC_ERROR (ID, message, context)
UVMC_FATAL (ID, message, context)
```

Before sending the report, the macros first call <u>uvmc\_report\_enabled</u> to avoid sending the report at all if its verbosity or action would prevent it from reaching the report server. If the report is enabled, then <u>uvmc\_report</u> is called with the filename and line number arguments provided for you.

Invocations of these macros must be terminated with semicolons, which is in keeping with the SystemC convention established for the *SC\_REPORT* macros. Future releases may provide a UVMC sc\_report\_handler that you can use to redirect all SC\_REPORTs to UVM.

#### 49.17.1 Example

```
UVMC_ERROR("SC_TOP/NO_CFG", "Missing required config object", name());
```

49.12.1 Arguments 191

## 49.18 Phasing

An API that provides access UVM's phase state and the objection objects used to control phase progression.

### 49.19 uvmc\_wait\_for\_phase

Wait for a UVM phase to reach a certain state.

The call must be made from a SystemC process thread that is either statically declared via SC\_THREAD or dynamically started via sc\_spawn. If the latter, you must include the following define on the sccom command line: -DSC\_INCLUDE\_DYNAMIC\_PROCESSES.

#### 49.19.1 Arguments

The name of the phase to wait on. The built-in phase names are, in order of execution: build, connect, end\_of\_elaboration, start\_of\_simulation, run, extract, check, report. The fine-grained run-time phases, which run in parallel with the run phase, are, in order: pre\_reset, reset, post\_reset, pre\_configure, configure, post\_configure, pre\_main, main, post\_main, pre\_shutdown, shutdown, and post\_shutdown. The state to wait on. A phase may transition through *UVM\_PHASE\_JUMPING* instead of state UVM\_PHASE\_READY\_TO\_END if its execution had been preempted by a phase jump operation.

Phases execute in the following state order:

```
UVM_PHASE_STARTED

UVM_PHASE_EXECUTING

UVM_PHASE_READY_TO_END | UVM_PHASE_JUMPING

UVM_PHASE_ENDED

UVM_PHASE_DONE
```

The state condition to wait for. When state is *UVM\_PHASE\_JUMPING*, *condition* must be condition UVM\_EQ. Default is *UVM\_EQ*. Valid values are:

```
UVM_LT - Phase is before the given state.

UVM_LTE - Phase is before or at the given state.

UVM_EQ - Phase is at the given state.

UVM_GTE - Phase is at or after the given state.

UVM_GT - Phase is after the given state.

UVM_NE - Phase is not at the given state.
```

#### 49.19.1.1 Examples

The following example shows how to spawn threads that correspond to UVM's phases. Here, the *run\_phase* method executes during the UVM's run phase. As any UVM component executing the run phase would do, the SC component's *run\_phase* process prevents the UVM (SV-side) run phase from ending until it is finished by calling <u>uvmc\_drop\_objection</u>.

```
SC_MODULE(top)
{
   sc_process_handle run_proc;

SC_CTOR(top) {
    run_proc = sc_spawn(sc_bind(&run_phase,this),"run_phase");
};

void async_reset() {
   if (run_proc != null && run_proc.valid())
     run_proc.reset(SC_INCLUDE_DESCENDANTS);
```

49.18 Phasing 192

```
void run_phase() {
  uvmc_wait_for_phase("run",UVM_PHASE_STARTED,UVM_EQ);
  uvmc_raise_objection("run","","SC run_phase executing");
  ...
  uvmc_drop_objection("run","","SC run_phase finished");
};
```

If *async\_reset* is called, the run\_proc process and all descendants are killed, then run\_proc is restarted. The run\_proc calls run\_phase again, which first waits for the UVM to reach the run\_phase before resuming its work.

### 49.20 uvmc raise objection

### 49.21 <u>uvmc\_drop\_objection</u>

### **49.22 Factory**

This API provides access to UVM's object and component factory.

## 49.23 <u>uvmc\_print\_factory</u>

Prints the state of the UVM factory, including registered types, instance overrides, and type overrides.

#### 49.23.1 Arguments

When all\_types is 0, only type and instance overrides are displayed. When all\_types is 1 (default), all registered user-defined types are printed as well, provided they have type names associated with them. (Parameterized types usually do not.) When all\_types is 2, all UVM types (prefixed with uvm ) are included in the list of registered types.

#### 49.23.1.1 Examples

Print all type and instance overrides in the factory.

```
uvmc_print_factory(0);
```

Print all type and instance overrides, plus all registered user-defined types.

```
uvmc_print_factory(1);
```

Print all type and instance overrides, plus all registered types, including UVM types.

```
uvmc_print_factory(2);
```

49.19.1 Arguments 193

### 49.24 uvmc set factory type override

### 49.25 <u>uvmc\_set\_factory\_inst\_override</u>

Set a type or instance override. Instance overrides take precedence over type overrides. All specified types must have been registered with the factory.

#### 49.25.1 Arguments

requested\_type The name of the requested type.

override\_type The name of the override type. Must be an extension of the requested\_type.

The hierarchical path of the component. Multiple components can be specified by using glob context wildcards (\* and ?), e.g. "top.env.\*.driver". You can also specify a POSIX extended regular

expression by enclosing the context string in forward slashes, e.g. "/a[hp]b/".

replace If true, replace any existing type override. Default: true

#### 49.25.1.1 Examples

The following sets an instance override in the UVM factory. Any component whose inst path matches the glob expression "e.\*" that requests an object of type scoreboard\_base (i.e. scoreboard\_base:type\_id::create) will instead get an object of type scoreboard.

```
uvmc_set_factory_inst_override("scoreboard_base", "scoreboard", "e.*");
```

The following sets a type override in the UVM factory. Any component whose hierarchical path matches the glob expression "e.\*" that requests an object of type producer\_base (i.e. producer\_base:type\_id::create) will instead get an object of type producer.

```
uvmc_set_factory_type_override("producer_base", "producer");
```

The following sets an override chain. Given any request for an atype, a ctype object is returned, except for the component with hierarchical name "e.prod", which will get a dtype.

```
uvmc_set_factory_type_override("atype","btype");
uvmc_set_factory_type_override("btype","ctype");
uvmc_set_factory_inst_override("ctype","dtype","e.prod");
```

### 49.26 uvmc debug factory create

Display detailed information about the object type the UVM factory would create given a requested type and context, listing each override that was applied to arrive at the result.

#### 49.26.1 Arguments

requested The requested type name for a hypothetical call to create.

The hierarchical path of the object to be created, which is a concatenation of the parent's hierarchical name with the name of the object being created. Wildcards or regular expressions are not allowed. The context must exactly match an existing component's hierarchical name, or can be the empty string to specify global context.

#### 49.26.1.1 Example

The following example answers the question: If the component at hierarchical path *env.agent1.scoreboard* requested an object of type scoreboard\_base, what are all the applicable overrides, and which of those were applied to arrive at the result?

```
uvmc_debug_factory_create("scoreboard_base", "env.agent1.scoreboard");
```

## 49.27 <u>uvmc\_find\_factory\_override</u>

Returns the type name of the type that would be created by the factory given the requested type and context.

#### 49.27.1 Arguments

requested The requested type name for a hypothetical call to create.

The hierarchical path of the component that would make the request. Wildcards or regular context expressions are not allowed. The context must exactly match an existing component's hierarchical name, or can be the empty string to specify global context.

#### 49.27.1.1 Examples

The following examples assume all types, A through D, have been registered with the UVM factory. Given the following overrides:

```
uvmc_set_type_override("B","C");
uvmc_set_type_override("A","B");
uvmc_set_inst_override("D", "C", "top.env.agent1.*");
```

#### 49.27.1.2 The following will display "C"

```
$display(uvmc_find_factory_override("A"));
```

### 49.27.1.3 The following will display "D"

```
$display(uvmc_find_factory_override("A", "top.env.agent1.driver"));
```

The returned string can be used in subsequent calls to <u>uvmc set factory type override</u> and uvmc set factory inst override.

### 49.28 set\_config

Creates or updates a configuration setting for a field at a specified hierarchical context.

These functions establish configuration settings, storing them as resource entries in the resource database for later lookup by get\_config calls. They do not directly affect the field values being targeted. As the component hierarchy is being constructed during UVM's build phase, components spring into existence and establish their context. Once its context is known, each component can call get\_config to retrieve any configuration settings that apply to it.

The context is specified as the concatenation of two arguments, context and inst\_name, which are separated by a "." if both context and inst\_name are not empty. Both context and inst\_name may be glob style or regular expression style expressions.

49.26.1 Arguments 195

The name of the configuration parameter is specified by the *field\_name* argument.

The semantic of the set methods is different when UVM is in the build phase versus any other phase. If a set call is made during the build phase, the context determines precedence in the database. A set call from a higher level in the hierarchy (e.g. mytop.test1) has precedence over a set call to the same field from a lower level (e.g. mytop.test1.env.agent). Set calls made at the same level of hierarchy have equal precedence, so each set call overwrites the field value from a previous set call.

After the build phase, all set calls have the same precedence regardless of their hierarchical context. Each set call overwrites the value of the previous call.

#### 49.28.1 Arguments

For uvmc\_set\_config\_object only. Specifies the type name of the equivalent object to set in SV. type\_name UVM Connect will utilize the factory to allocate an object of this type and unpack the serialized value into it. Parameterized classes are not supported.

The hierarchical path of the component, or the empty string, which specifies uvm\_top. Multiple components can be specified by using glob wildcards (\* and ?), e.g. "top.env.\*.driver". You can also specify a POSIX extended regular expression by enclosing the contxt in forward slashes, e.g. "/a[hp]b/". Default: "" (uvm\_top)

inst\_name The instance path of the object being configured, relative to the specified context(s). Can contain wildcards or be a regular expression.

field\_name The name of the configuration parameter. Typically this name is the same as or similar to the variable used to hold the configured value in the target context(s).

The value of the configuration parameter. Integral values currently cannot exceed 64 bits. Object value walues must have a uvmc\_convert<object\_type> specialization defined for it. Use of the converter convenience macros is acceptable for meeting this requirement.

#### 49.28.1.1 Examples

The following example sets the configuration object field at path "e.prod.trans" to the tr instance, which is type uvm\_tlm\_generic\_payload.

```
uvmc_set_config_object("uvm_tlm_generic_payload","e.prod","","trans", tr);
```

The next example sets the string property at hierarchical path "e.prod.message" to "Hello from SystemC!".

```
uvmc_set_config_string ("e.prod", "", "message", "Hello from SystemC!");
```

The next example sets the integral property at hierarchical path "e.prod.start addr" to hex 0x1234.

```
uvmc_set_config_int ("e.prod", "", "start_addr", 0x1234);
```

# 49.29 <u>uvmc\_set\_config\_int</u>

Set an integral configuration value

# 49.30 <u>uvmc\_set\_config\_string</u>

Set a string configuration value

49.28 set config 196

# 49.31 <u>uvmc\_set\_config\_object</u>

Set an object configuration value using a custom converter

### 49.32 uvmc set config object

Set an object configuration value using the default converter

### 49.33 get\_config

Gets a configuration field *value* at a specified hierarchical *context*. Returns true if successful, false if a configuration setting could not be found at the given *context*. If false, the *value* reference is unmodified.

The *context* specifies the starting point for a search for a configuration setting for the field made at that level of hierarchy or higher. The *inst\_name* is an explicit instance name relative to context and may be an empty string if *context* is the full context that the configuration setting applies to.

The *context* and *inst\_name* strings must be simple strings--no wildcards or regular expressions.

See the section on <u>set\_config</u> for the semantics that apply when setting configuration.

### 49.33.1 Arguments

For <u>uvmc get config object</u> only. Specifies the type name of the equivalent object to retrieve in SV. UVM Connect will check that the object retrieved from the configuration database matches type\_name this type name. If a match, the object is serialized (packed) and returned across the language boundary. Once on this side, the object data is unpacked into the object passed by reference via the value argument. Parameterized classes are not supported.

The hierarchical path of the component on whose behalf the specified configuration is being

The hierarchical path of the component on whose behalf the specified configuration is being context retrieved. Wildcards or regular expressions are not allowed. The context must exactly match an existing component's hierarchical name, or be the empty string, which specifies uvm\_top.

inst\_name The instance path of the object being configured, relative to the specified context(s).

field\_name
The name of the configuration parameter. Typically this name is the same as or similar to the variable used to hold the configured value in the target context(s).

The value of the configuration parameter. Integral values currently cannot exceed 64 bits. Object values must have a uvmc\_convert<object\_type> specialization defined for it. Use of the converter convenience macros is acceptable for meeting this requirement. The equivalent class in SV must be based on uvm\_object and registered with the UVM factory, i.e. contain a `uvm\_object\_utils macro invocation.

#### 49.33.1.1 Examples

value

The following example retrieves the uvm\_tlm\_generic\_payload configuration property at hierarchical path "e.prod.trans" into tr2.

```
uvmc_get_config_object("uvm_tlm_generic_payload","e","prod","trans", tr2);
```

The context specification is split between the context and inst\_name arguments. Unlike setting configuration, there is no semantic difference between the context and inst\_name properties. When getting configuration, the full context is always the concatenation of the context, ".", and inst\_name. The transaction tr2 will effectively become a copy of the object used to set the configuration property.

The next example retrieves the string property at hierarchical path "e.prod.message" into local variable str.

```
uvmc_get_config_string ("e", "prod", "message", str);
```

The following example retrieves the integral property at hierarchical path "e.prod.start\_addr" into the local variable, saddr.

```
uvmc_get_config_int ("e.prod", "", "start_addr", saddr);
```

# 49.34 uvmc\_get\_config\_int

Set an integral configuration value.

# 49.35 <u>uvmc\_get\_config\_string</u>

Set a string configuration value.

### 49.36 uvmc get config object

Set an object configuration value using a custom converter

### 49.37 uvmc get config object

Set an object configuration value using the default converter

49.33.1 Arguments 198

# 50 UVM Command Examples

The *examples/commands* directory contains several examples of using the UVMC Command API from SystemC to query, configure, and control UVM simulation in SystemVerilog.

See <u>Quickstart 1-2-3 to running examples</u> for setup requirements before running the examples.

Specifically, you will need to have precompiled the UVM and UVMC libraries and set environment variables pointing to them.

#### 50.1 Use make help to view the menu of available examples

> make help

You'll get a menu similar to the following

```
_____
                UVMC EXAMPLES - UVM COMMANDS
_____
| Usage:
  make [UVM_HOME=path] [UVMC_HOME=path] [TRACE=1] <example>
| where <example> is one of
  config : shows usage of the UVMC set/get config API
reporting : shows how to issue and filter UVM standard
              reports
  factory : shows how to set type and instance overrides and
              dump factory state and perform factory debug
   topology : illusrates how (and when) to dump UVM topology
   phasing : show how SC can wait for any UVM phase state
              and raise/drop objections to control their
             progression
| UVM_HOME and UVMC_HOME specify the location of the source
| headers and macro definitions needed by the examples. You must
| specify their locations via UVM_HOME and UVMC_HOME environment
| variables or make command line options. Command line options
| override any envrionment variable settings.
| The UVM and UVMC libraries must be compiled prior to running
\mid any example. If the libraries are not at their default location \mid
| (UVMC_HOME/lib) then you must specify their location via the |
| UVM_LIB and/or UVMC_LIB environment variables or make command
| line options. Make command line options take precedence.
| If TRACE=1 is used, UVM command tracing is enabled (try it!)
| Other options:
   all : Run all examples
```

```
| clean : Remove simulation files and directories | help : Print this help information |
```

To run just the 'phasing' example

```
> make phasing
```

This runs the 'phasing' example with the UVM source location defined by the *UVM\_HOME* environment variable and the UVM and UVMC compiled libraries at their default location, ../../lib/uvmc\_lib.

To run all UVM Command examples

```
prompt> make all
```

The *clean* target deletes all the simulation files produced from previous runs.

```
prompt> make clean
```

You can combine targets in one command line

```
prompt> make clean all
```

The following runs the 'phasing' example using the UVM library at the given path, which overrides the UVM HOME environment variable.

```
> make UVM_HOME=<path> phasing
```

Assuming your environment is properly set up, choose an example to run from the menu, say

```
> make phasing
```

This compiles and runs the example that demonstrates SC waiting for and controlling phase progression in SV UVM.

```
//----//
  Copyright 2021 Siemens EDA
//
                                                   //
// Licensed under the Apache License, Version 2.0 (the
                                                  //
//
  "License"); you may not use this file except in
                                                   //
   compliance with the License. You may obtain a copy of //
//
//
                                                   //
   the License at
//
                                                   //
//
       http://www.apache.org/licenses/LICENSE-2.0
                                                   //
//
                                                    //
   Unless required by applicable law or agreed to in writing, software distributed under the License is
                                                   //
//
                                                   //
   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
   CONDITIONS OF ANY KIND, either express or implied. //
  See the License for the specific language governing
                                                   //
// permissions and limitations under the License.
//-----//
```

# 51 <u>UVMC Command API Example - Configuration</u>

This example demonstrates usage the set config and get config portion of the UVMC Command API.

For setting an object, a converter must be defined for the object being transferred. See <u>Converters</u> for how to do that. This requirement is most easily met using one of the <u>UVMC\_UTILS</u> or <u>UVMC\_CONVERT</u> macros, which generate the converter specialization class.

uvmc\_set\_config - The 1st arg is the full path to the component(s) on whose behalf you are setting the configuration. If empty (""), uvm\_top is used. The 2nd argument is the path to the component target(s) whose configuration value you want to set, relative to the path given by the 1st argument. The 3rd argument is the name of the configuration field to set (as documented by the target component(s)). The full path to the target field(s) is thus

```
{arg1, ". ", arg2, ". ", arg3}
```

uvmc\_get\_config- The 1st arg is the full path to the component target whose configuration value you want to get. The 2nd argument is empty. (The 2nd arg is there to match the prototype of the uvm\_config\_db::get method in UVM.) The 3rd argument is the name of the config field to get. If a configuration was set at the path {arg1,".",arg3}, then the 4th argument contains the value of that config field and 'true' is returned, otherwise false.

# 51.1 prod\_cfg

The *prod\_cfg* class is the configuration object we'll be sending to the producer component on the SV side. It dictates the address range, data array length ranges, and the maximum number of transactions to produce. We use the <u>UVMC\_UTILS</u> macro option to quickly define a UVMC converter for it.

## 51.2 top

Our top-level SC module does the following

• Creates an instance of a generic <u>consumer</u>. The consumer merely prints the transactions it receives side and sends them out its analysis port.

- Spawn a thread function, show\_uvm\_config
- Register the consumer's ports for UVMC connection.

The *show\_uvm\_config* thread will perform a set and get config operation on an integral, string, and object type. The object we use, <u>prod\_cfg</u>, configures in one go the SV-side producer with max transaction count and constraints on address and data array length.

Note the use of the UVM\_INFO and UVM\_ERROR macros, which issue reports to UVM for filtering, formatting, and display.

```
#include <string>
#include <iostream>
#include "systemc.h"
#include "tlm.h"
#include "uvmc.h"
using namespace std;
using namespace sc_core;
using namespace tlm;
using namespace uvmc;
#include "consumer.cpp"
SC_MODULE(top)
 consumer cons;
 SC_CTOR(top) : cons("consumer") {
   SC_THREAD(show_uvm_config);
   uvmc_connect(cons.in, "foo");
   uvmc_connect(cons.analysis_out, "bar");
 void show_uvm_config();
};
```

### 51.3 Methods

# 51.4 show\_uvm\_config

The *show\_uvm\_config* thread will perform a set and get config operation on an integral, string, and object type. The object we use, <u>prod\_cfg</u>, configures in one go the SV-side producer with max transaction count and constraints on address and data array length.

Note the use of the UVM\_INFO and UVM\_ERROR macros, which issue reports to UVM for filtering, formatting, and display.

```
void top::show_uvm_config()
{
  string s = "Greetings from SystemC";
  uint64 i = 2;
  prod_cfg cfg;

  cfg.min_addr=0x100;
```

51.2 top 202

```
cfg.max_addr=0x10f;
cfg.min_data_len=1;
cfg.max_data_len=8;
cfq.max_trans=2;
wait(SC_ZERO_TIME);
UVMC_INFO("TOP/SET_CFG",
  "Calling set_config_* to SV-side instance 'e.prod'",
  UVM_MEDIUM, "");
uvmc_set_config_int ("e.prod", "", "some_int", i);
uvmc_set_config_string ("", "e.prod", "some_string", s.c_str());
uvmc_set_config_object ("prod_cfq", "e", "prod", "config", cfq);
// Wait until the build phase. The SV side will have used get_config
// to retreive our settings
uvmc_wait_for_phase("build", UVM_PHASE_ENDED);
i=0:
s="";
cfg.min_addr=0;
cfg.max_addr=0;
UVMC_INFO("TOP/GET_CFG", \
  "Calling get_config_* from SV-side context 'e.prod'", \
  UVM_MEDIUM,"");
// Get and check our int, string, and object configuration
if (uvmc_get_config_int ("e.prod", "", "some_int", i))
  cout << "get_config_int : some_int=" << hex << i << endl;</pre>
else
 UVMC_ERROR("GET_CFG_INT_FAIL", "get_config_int failed", name());
if (uvmc_get_config_string ("e.prod", "", "some_string", s))
 cout << "get_config_string: some_string=" << s << endl;</pre>
else
 UVMC_ERROR("GET_CFG_STR_FAIL", "get_config_string failed",name());
if (uvmc_get_config_object ("prod_cfg", "e.prod", "", "config", cfg))
  cout << "get_config_object: config = " << cfg << endl;</pre>
else
  UVMC_ERROR("GET_CFG_OBJ_FAIL", "get_config_object failed",name());
```

# 51.5 <u>SC\_MAIN</u>

}

Creates an instance of our top module then calls sc start to start SC simulation.

```
int sc_main(int argc, char* argv[])
{
  top t("t");
  sc_start();
  return 0;
}
```

# 52 <u>UVMC Command API Example - Factory</u>

This example demonstrates making UVM factory queries and setting type and instance overrides. The UVMC factory API mirrors the methods provided in UVM:

uvmc\_find\_factory\_override

uvmc\_debug\_factory\_create

uvmc\_set\_factory\_type\_override

uvmc\_set\_factory\_inst\_override

uvmc\_se

See the <u>Factory</u> command descriptions for more details.

### 52.1 top

Our top-level SC module does the following

- Creates an instance of a generic <u>consumer</u>. The consumer merely prints the transactions it receives side and sends them out its analysis port.
- Spawn a thread function, *show\_uvm\_factory*
- Register the consumer's ports for UVMC connection.

```
#include "systemc.h"
#include "tlm.h"
#include <string>
#include <iostream>
using namespace std;
using namespace sc_core;
using namespace tlm;
#include "uvmc.h"
#include "uvmc_macros.h"
using namespace uvmc;
#include "consumer.cpp"
SC_MODULE (top)
  consumer cons;
  SC_CTOR(top) : cons("consumer") {
   SC_THREAD(show_uvm_factory);
   uvmc_connect(cons.in, "foo");
    uvmc_connect(cons.analysis_out, "bar");
  void show_uvm_factory();
```

### 52.2 show uvm factory

The *show\_uvm\_factory* thread will show usage of the UVMC factory commands. In this example, we configure type and instance overrides to make the UVM factory create extensions to the default producer and scoreboard components. We call on <u>uvmc\_print\_factory</u> and <u>uvmc\_debug\_factory\_create</u> to confirm our settings, and we call ~uvmc\_find\_factory\_override> to confirm that our override has taken effect.

Note the use of the UVM\_INFO and UVM\_ERROR macros, which issue reports to UVM for filtering, formatting, and display.

```
void top::show_uvm_factory()
 string override;
 // print the factory before we do anything
 uvmc_print_factory();
  // what type would the factory give if we asked for a producer?
  override = uvmc_find_factory_override("producer", "e.prod");
 UVMC_INFO("SHOW_FACTORY",
    (string("Factory override for type 'producer' ") +
     + "in context 'e.prod' is " + override).c_str(),
    UVM_NONE, "");
  // show how factory chooses what type it creates
 uvmc_debug_factory_create("producer","e.prod");
  // set a type and instance override
  uvmc_set_factory_type_override("producer", "producer_ext", "e.*");
 uvmc_set_factory_inst_override("scoreboard", "scoreboard_ext", "e.*");
  // print the factory after setting overrides
 uvmc_print_factory();
  uvmc_debug_factory_create("producer", "e.prod");
 uvmc_debug_factory_create("scoreboard", "e.sb");
  // NOW what type would the factory give if we asked for a producer?
  override = uvmc_find_factory_override("producer", "e.prod");
  UVMC_INFO("SHOW_FACTORY",
    (string("Factory override for type 'producer' ") +
     + "with context 'e.prod' is " + override).c_str(),
     UVM_NONE, "");
  // What type would the factory give if we asked for a scoreboard?
  override = uvmc_find_factory_override("scoreboard", "e.*");
  UVMC INFO ("SHOW FACTORY",
    (string("Factory override for type 'scoreboard' ") +
    + "given a context 'e.*' is " + override).c_str(),
    UVM_NONE,"");
```

# 52.3 sc\_main

Creates an instance of our <u>top</u> module then calls *sc\_start* to start SC simulation.

```
int sc_main(int argc, char* argv[])
{
  top t("t");
  sc_start();
  return 0;
}
```

52.3 sc\_main 206

# 53 UVMC Command API Example - Phase Control

This code provides an example of waiting for each UVM phase to reach a specified state and then, if the phase is a task phase, controlling its progression by raising and dropping the objection that governs it.

```
uvmc_wait_for_phase block until UVM has reached a certain phase. You may also wait for certain phase state (e.g. started, ended, etc.)
uvmc_raise_objection prevent a UVM phase from ending
uvmc_drop_objection remove your objection to ending a UVM phase
See the <a href="Phasing">Phasing</a> command descriptions for more details.
```

### 53.1 top

Our top-level SC module does the following

- Creates an instance of a generic <u>consumer</u>. The consumer merely prints the transactions it receives side and sends them out its analysis port.
- Spawn a thread function, show uvm phasing
- Register the consumer's ports for UVMC connection.

```
#include "systemc.h"
#include "tlm.h"
#include <string>
#include <iostream>
using namespace std;
using namespace sc_core;
using namespace tlm;
#include "uvmc.h"
#include "uvmc_macros.h"
using namespace uvmc;
#include "consumer.cpp"
SC_MODULE (top)
 consumer cons;
 SC_CTOR(top) : cons("consumer") {
   SC_THREAD(show_uvm_phasing);
   uvmc_connect(cons.in, "foo");
    uvmc_connect(cons.analysis_out, "bar");
 void show_uvm_phasing();
 private:
 void spawn_phase_control_proc(const char* phase, bool is task_phase);
 void wait_phase_started(const char* ph_name, bool is_task_phase);
};
```

## 53.2 show\_uvm\_phasing

The *show\_uvm\_phasing* thread spawns as many sub-processes as there are predefined phases in UVM, where each thread will wait for its associated phase. If the phase is a task-based phase, each thread will raise an objection, delay, then drop the objection. This shows how SC can prevent a UVM phase from ending. The <u>UVMC Connection Example - SC to SV, SC side</u> shows one practical use for phase control.

```
void top::show_uvm_phasing()
 wait(SC_ZERO_TIME);
  // common phases
  spawn_phase_control_proc("build",0);
  spawn_phase_control_proc("connect",0);
  spawn_phase_control_proc("end_of_elaboration",0);
  spawn_phase_control_proc("start_of_simulation",0);
  spawn_phase_control_proc("run",1);
  spawn_phase_control_proc("extract",0);
  spawn_phase_control_proc("check",0);
  spawn_phase_control_proc("report",0);
  // uvm run-time phases
  spawn_phase_control_proc("pre_reset",1);
  spawn_phase_control_proc("reset",1);
  spawn_phase_control_proc("post_reset",1);
  spawn_phase_control_proc("pre_configure",1);
  spawn_phase_control_proc("configure",1);
  spawn_phase_control_proc("post_configure",1);
  spawn_phase_control_proc("pre_main",1);
  spawn_phase_control_proc("main",1);
  spawn_phase_control_proc("post_main",1);
  spawn_phase_control_proc("pre_shutdown",1);
  spawn_phase_control_proc("shutdown",1);
  spawn_phase_control_proc("post_shutdown",1);
```

### 53.3 spawn\_phase\_control\_proc

A convenience function for spawning a dynamic SC thread.

## 53.4 wait\_phase\_started

This function is spawned as a dynamic SC thread for each predefined phase in UVM. Each thread waits for the UVM phase given by *ph\_name* to reach the started state. If the phase is a task phase, it will raise an objection, wait 10ns, then drop the objection. The reports that get emitted will show that UVM phases are being controlled by these threads.

```
void top::wait_phase_started(const char* ph_name, bool is_task_phase)
{
```

```
UVMC_INFO("SC_TOP/WAITING", (string("Waiting for phase ") +
            ph_name + " to start...").c_str(),UVM_LOW,"");
 uvmc_wait_for_phase(ph_name, UVM_PHASE_STARTED);
 UVMC_INFO("SC_TOP/PH_STARTED", (string(name()) + ": Phase " +
           ph_name + " has started").c_str(), UVM_MEDIUM,"");
  // if a task, raise and drop objection
  if (is_task_phase)
   UVMC_INFO("SC_TOP/RAISE_OBJ",
             (string(name()) + " raising objection in phase "
              + ph_name).c_str(), UVM_MEDIUM,"");
   // if we're the 'run' phase, wait until post_shutdown phase
   if (!strcmp(ph_name ,"run"))
     uvmc_wait_for_phase("post_shutdown", UVM_PHASE_STARTED);
   uvmc_raise_objection(ph_name, name(), "SC waiting 10ns");
   // wait some delay to prove we are in control...
   wait(sc_time(10,SC_NS));
   UVMC_INFO("SC_TOP/DROP_OBJ",
             (string(name()) + " dropping objection in phase "
              + ph_name).c_str(), UVM_MEDIUM,"");
   uvmc_drop_objection(ph_name, name(), "10ns has passed");
 }
}
```

#### 53.5 sc main

Creates an instance of our <u>top</u> module then calls *sc\_start* to start SC simulation.

```
int sc_main(int argc, char* argv[])
{
  top t("t");
  sc_start();
  return 0;
}
```

# 54 <u>UVMC Command API Example - Print Topology</u>

This example shows how to print the UVM testbench topology from SC.

First, we wait for the UVM's build phase to start, then print the UVM topology. At this point only the top-level component exists.

Then, we wait for the build phase to end, then print the topology once more. This time, all the UVM components exist and you see

### 54.1 top

Our top-level SC module does the following

- Creates an instance of a generic <u>consumer</u>. The consumer merely prints the transactions it receives side and sends them out its analysis port.
- Spawn a thread function, *show\_uvm\_print\_topology*
- Register the consumer's ports for UVMC connection.

```
#include "systemc.h"
#include "tlm.h"
#include <string>
#include <iostream>
using namespace std;
using namespace sc_core;
using namespace tlm;
#include "uvmc.h"
#include "uvmc_macros.h"
using namespace uvmc;
#include "consumer.cpp"
SC_MODULE (top)
 consumer cons;
 SC_CTOR(top) : cons("consumer") {
   SC_THREAD(show_uvm_print_topology);
   uvmc_connect(cons.in, "foo");
   uvmc_connect(cons.analysis_out, "bar");
  }
 void show_uvm_print_topology();
};
```

## 54.2 show\_uvm\_print\_topology

The *show\_uvm\_print\_topology* waits for UVM to start its *build\_phase*, then prints UVM topology. At this point only the top-level component exists.

It then waits for the *build\_phase* to finish. This time, printing the UVM topology shows our expected testbench topology.

### 54.3 sc\_main

Creates an instance of our <u>top</u> module then calls *sc\_start* to start SC simulation.

```
int sc_main(int argc, char* argv[])
{
  top t("t");
  sc_start();
  return 0;
}
```

#### ../../uvmc/examples/commands/ex\_print\_topology.cpp

```
//
//
    Copyright 2021 Siemens EDA
//
                                                           //
//
    Licensed under the Apache License, Version 2.0 (the
                                                           //
    "License"); you may not use this file except in
//
                                                           //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                           //
//
                                                           //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                           //
//
                                                           //
//
    Unless required by applicable law or agreed to in
                                                           //
    writing, software distributed under the License is
//
                                                           //
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
    CONDITIONS OF ANY KIND, either express or implied.
                                                           //
                                                           //
    See the License for the specific language governing
    permissions and limitations under the License.
                                                           //
                                                         --//
// (begin inline source)
#include "systemc.h"
#include "tlm.h"
```

#include

# 55 <u>UVMC Command API Example - Reporting</u>

This code provides an example of issuing UVM reports and setting report verbosity from SC.

uvmc\_report Send a report to UVM for processing

uvmc\_set\_report\_verbosity Set the verbosity level of messages coming from the given context(s).

uvmc report enabled

Return true if a report of the given severity, verbosity, and ID would be issued.

Return 0 if it would be filtered.

UVMC\_INFO Send an info report to UVM for processing if *uvmc\_report\_enabled* returns true.

File and line number are provided in the call to *uvmc\_report*.

UVMC\_WARNING Send a warning report to UVM for processing if uvmc\_report\_enabled returns

true. File and line number are provided in the call to *uvmc\_report*.

UVMC ERROR Send an error report to UVM for processing if *uvmc\_report\_enabled* returns true.

File and line number are provided in the call to *uvmc\_report*.

UVMC FATAL Send a fatal report to UVM for processing if *uvmc\_report\_enabled* returns true.

File and line number are provided in the call to *uvmc\_report*.

The UVM reporting API provides a means of issuing reports from SC that are filtered and formatted by the standard UVM reporting mechanism in SV. Reports from SC are subject to the same filtering and report catching semantics as native UVM reports.

Reports issued from SC via <u>uvmc\_report</u> use the global <u>uvm\_top</u> as context, but the provided <u>context</u> is displayed to screen. To have the actual SC <u>context</u> participate in finer-grained report filtering, use the report catching mechanism.

When setting report verbosity from SC, the *context* argument refers to SV context. Use a context of "" when setting verbosity level for reports issued from SC via <u>uvmc\_report</u>.

## 55.1 top

Our top-level SC module does the following

- Creates an instance of a generic <u>consumer</u>. The consumer merely prints the transactions it receives side and sends them out its analysis port.
- Spawn a thread function, *show\_uvm\_reporting*
- Register the consumer's ports for UVMC connection.

```
#include "systemc.h"
#include "tlm.h"
#include <string>
#include <iostream>

using namespace std;
using namespace sc_core;
using namespace tlm;

#include "uvmc.h"
#include "uvmc_macros.h"
using namespace uvmc;

#include "consumer.cpp"

SC_MODULE(top)
```

```
{
  consumer cons;

SC_CTOR(top) : cons("consumer") {
    SC_THREAD(show_uvm_reporting);
    uvmc_connect(cons.in, "foo");
    uvmc_connect(cons.analysis_out, "bar");
}

void show_uvm_reporting();

private:
  void issue_reports();
}:
```

### 55.2 show\_uvm\_factory

This function sets UVM's report verbosity to various levels and issues several reports to demonstrate the effect.

#### 55.3 sc\_main

Creates an instance of our <u>top</u> module then calls *sc\_start* to start SC simulation.

```
int sc_main(int argc, char* argv[])
{
  top t("t");
  sc_start();
  return 0;
}
```

#### ../../uvmc/examples/commands/ex\_reporting.cpp

```
//
//-
                                                         -//
//
    Copyright 2021 Siemens EDA
                                                         //
//
                                                         //
//
    Licensed under the Apache License, Version 2.0 (the
    "License"); you may not use this file except in
                                                         //
//
    compliance with the License. You may obtain a copy of //
//
    the License at
                                                         //
//
                                                         //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                         //
//
                                                         //
//
    Unless required by applicable law or agreed to in
                                                         //
//
    writing, software distributed under the License is
                                                         //
   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
//
//
   CONDITIONS OF ANY KIND, either express or implied.
                                                         //
   See the License for the specific language governing
                                                         //
    permissions and limitations under the License.
                                                         //
//-----
// (begin inline source)
#include "systemc.h"
#include "tlm.h"
#include
```

55.1 top 213

# 56 <u>UVMC Command API Examples - Common SV</u> Code

This code provides an example of waiting for each UVM phase to reach a specified state and then, if the phase is a task phase, controlling its progression by raising and dropping the objection that governs it.

uvmc\_wait\_for\_phase block until UVM has reached a certain phase. You may also wait for certain phase state (e.g. started, ended, etc.)
uvmc\_raise\_objection prevent a UVM phase from ending
uvmc\_drop\_objection remove your objection to ending a UVM phase
See the <a href="Phasing">Phasing</a> command descriptions for more details.

### 56.1 prod\_cfg

The *prod\_cfg* class is the configuration object used by our <u>producer</u> below. The <u>UVMC Command API Example - Configuration</u> demonstrates how to set this configuration from the SC side.

The configuration object specifies various constraints on randomization of the generated transactions: the number of transactions, the address range, and limits on the size of the data array.

SV-side conversion is implemented inside the do\_pack and do\_unpack methods in the configuration object.

```
class prod_cfg extends uvm_object;
  `uvm_object_utils(prod_cfg);
  function new(string name="producer_config_inst");
   super.new(name);
  endfunction
  int min addr = 'h00;
  int max_addr = 'hff;
  int min_data_len = 10;
  int max_data_len = 80;
  int max_trans = 5;
  virtual function void do_pack(uvm_packer packer);
    `uvm_pack_int(min_addr)
    `uvm_pack_int(max_addr)
    `uvm_pack_int(min_data_len)
    `uvm_pack_int(max_data_len)
    `uvm_pack_int(max_trans)
  endfunction
  virtual function void do_unpack(uvm_packer packer);
    `uvm_unpack_int(min_addr)
    `uvm_unpack_int(max_addr)
    `uvm_unpack_int(min_data_len)
    `uvm_unpack_int(max_data_len)
    `uvm_unpack_int(max_trans)
  endfunction
  function string convert2string();
    return $sformatf("min_addr:%h max_addr:%h min_data_len:%0d max_data_len:%0d max_tran
```

```
min_addr, max_addr, min_data_len, max_data_len,max_trans);
endfunction
endclass
```

### 56.2 producer

A simple SV producer TLM model that generates a configurable number of *uvm\_tlm\_generic\_payload* transactions and sends them to its *out* port for execution. The transaction is also broadcast to its *ap* analysis port.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM ports to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be receiving the transactions sent via its *out* and *ap* ports.

Because this producer is used for all the Command API examples, for

#### 56.3 Methods

#### 56.4 Phases

We implement each phase to simply print a message that the phase has started. The <u>UVMC Command API Example - Phase Control</u> will show that SC can be synchronized to UVM phases and even prevent the task phases from ending.

```
function void build_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "BUILD Started", UVM_NONE);
endfunction
function void connect_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING","CONNECT Started",UVM_NONE);
endfunction
function void end of elaboration phase (uvm phase phase);
  `uvm info("UVMC_PHASING", "END_OF_ELABORATION_Started", UVM_NONE);
endfunction
function void start_of_simulation_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "START_OF_SIMULATION Started", UVM_NONE);
endfunction
task pre_reset_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "PRE_RESET Started", UVM_LOW);
endtask
task reset_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING","RESET Started",UVM_LOW);
endtask
task post_reset_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "POST_RESET Started", UVM_LOW);
```

56.1 prod cfg 215

```
task pre_configure_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "PRE_CONFIGURE Started", UVM_LOW);
endtask
task configure_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "CONFIGURE Started", UVM_LOW);
endtask
task post_configure_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "POST_CONFIGURE Started", UVM_LOW);
endtask
task pre_main_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "PRE_MAIN_Started", UVM_LOW);
endtask
task main_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "MAIN Started", UVM_LOW);
endtask
task post_main_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "POST_MAIN Started", UVM_LOW);
endtask
task pre_shutdown_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "PRE_SHUTDOWN Started", UVM_LOW);
endtask
task shutdown_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "SHUTDOWN Started", UVM_LOW);
endtask
task post_shutdown_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "POST_SHUTDOWN Started", UVM_LOW);
endtask
function void extract_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "EXTRACT Started", UVM_LOW);
endfunction
function void check_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING","CHECK Started",UVM_LOW);
endfunction
function void report_phase(uvm_phase phase);
  `uvm_info("UVMC_PHASING", "REPORT Started", UVM_LOW);
endfunction
```

#### 56.5 new

Creates a new producer object. Here, we allocate the *out* port and *ap* analysis port. If +PHASING\_ON is not on the command line, we disable the UVMC\_PHASING messages that are emitted by each phase callback (see above).

```
function new(string name, uvm_component parent=null);
  super.new(name, parent);
  out = new("out", this);
  analysis_out = new("analysis_out", this);
```

56.4 Phases 216

```
if (!$test$plusargs("PHASING_ON"))
     set_report_id_action("UVMC_PHASING", UVM_NO_ACTION);
endfunction : new
// Function: check_config
//
// Enabled only during the <UVMC Command API Example - Configuration>,
// the ~check_config~ function gets the configuration parameters
// that the SC side should have set. It produces ERRORs in cases
// where a get was not successful.
// (begin inline source)
prod_cfg cfg = new();
function void check_config();
 int i;
 string str;
 uvm_object obj;
    if (!uvm_config_db #(uvm_bitstream_t)::get(this,"","some_int",i))
      `uvm_error("NO_INT_CONFIG",{"No configuration for field 'some_int'",
         " found at context '",get_full_name(),"'"})
    else
      `uvm_info("INT_CONFIG",
         $sformatf("Config for field 'some_int' at context '%s' has value %0h",
         get_full_name(),i),UVM_NONE)
    if (!uvm_config_db #(string)::get(this,"","some_string",str))
      `uvm_error("NO_STRING_CONFIG",{"No configuration for field 'some_string'",
         " found at context '",get_full_name(),"'"})
    else
      `uvm_info("STRING_CONFIG",
         {"Config for field 'message' at context '", get_full_name(),
         "' has value '", str,"'"},UVM_NONE)
    if (!uvm_config_db #(uvm_object)::get(this,"","config",obj))
      `uvm_error("NO_OBJECT_CONFIG",{"No configuration for field 'config'",
         " found at context '", get_full_name(), "'"})
    else begin
       prod_cfg c;
       if (!$cast(c,obj))
         `uvm_error("BAD_CONFIG_TYPE",
            {"Object set for configuration field 'config' at context '",
            get_full_name(),"' is not a prod_cfg type"})
       else begin
         cfg = c;
         `uvm_info("OBJECT_CONFIG",
            {"Config for field 'config' at context '", get_full_name(),
            "' has value '", cfg.convert2string(),"'"},UVM_NONE)
       end
    end
endfunction
```

56.5 new 217

#### 56.6 check config

Enabled only during the <UVMC Command API Example Configuration>, the *check\_config* function gets the configuration parameters that the SC side should have set. It produces ERRORs in cases where a get was not successful.

### 56.7 run\_phase

Produces the configured number of transactions, sending each to its *out* and *ap* analysis ports. A <u>prod\_cfg</u> configuration object governs how many transactions are produced and constrains the address range and data array length during randomization. Upon return from sending the last transaction, the producer drops its objection to ending the run\_phase, thus allowing simulation to proceed to the next phase.

```
task run_phase (uvm_phase phase);
  uvm_tlm_generic_payload pkt = new;
  uvm_tlm_time delay = new;
  bit enable_config_check = $test$plusargs("CONFIG_ON");
  bit enable_stimulus = $test$plusargs("TRANS_ON");
  pkt.m_streaming_width.rand_mode(0);
  pkt.m_byte_enable_length.rand_mode(0);
  pkt.m_byte_enable.rand_mode(0);
  pkt.m_data = new[1];
  `uvm_info("UVMC_PHASING", "RUN Started", UVM_LOW);
  phase.raise_objection(this);
  if (enable_config_check)
    check_config();
  if (enable_stimulus && cfg != null) begin
    for (int i = 1; i <= cfg.max_trans; i++) begin
      if (!pkt.randomize() with {
        m_address inside { [cfg.min_addr:cfg.max_addr] };
         m_data.size() inside { [cfg.min_data_len:cfg.max_data_len] }; })
        `uvm_error("RAND_FAILED", "Randomization of tlm_gp failed")
      pkt.set_data_length(pkt.m_data.size());
      delay.set_abstime(11,1e-9);
      $display();
      `uvm_info("PRODUCER/SEND_PKT",
         $sformatf("SV producer sending packet #%0d\n %s",i,
                   pkt.sprint(uvm_default_line_printer)),UVM_MEDIUM)
      analysis_out.write(pkt);
      out.b_transport(pkt,delay);
    end
  end
  #1000;
  `uvm_info("PRODUCER/STOP_TEST", "Stopping the test", UVM_LOW)
```

56.6 check config 218

```
phase.drop_objection(this);
endtask
endclass
```

#### 56.8 producer ext

This trivial extension of our <u>producer</u> class is used to demonstrate factory overrides from SC using the UVMC Command API.

```
class producer_ext extends producer;
   `uvm_component_utils(producer_ext)

function new(string name, uvm_component parent=null);
   super.new(name,parent);
   `uvm_info("PRODUCER_EXTENSION","Derived producer created!",UVM_NONE);
   endfunction
endclass
```

#### 56.9 scoreboard

A simple SV consumer TLM model that prints received transactions (of type ~tlm\_generic\_payload) and sends them out its *ap* analysis port.

While trivial in functionality, the model demonstrates use of TLM ports to facilitate external communication.

- Users of the model are not coupled to its internal implementation, using only the provided TLM exports to communicate.
- The model itself does not refer to anything outside its encapsulated implementation. It does not know nor care about what might be driving its analysis exports.

#### 56.10 scoreboard ext

This trivial extension of our <u>scoreboard</u> class is used to demonstrate factory overrides from SC using the UVMC Command API.

```
class scoreboard_ext extends scoreboard;
   `uvm_component_utils(scoreboard_ext)

function new(string name, uvm_component parent=null);
   super.new(name,parent);
   `uvm_info("SCOREBOARD_EXTENSION","Derived scoreboard created!",UVM_NONE);
   endfunction
endclass
```

## 56.11 <u>env</u>

Our SV env contains an instance of our producer and scoreboard, above.

56.7 run phase 219

```
class env extends uvm_env;
   `uvm_component_utils(env)
   uvm tlm b transport port #(uvm tlm generic payload) prod out;
   uvm_analysis_export #(uvm_tlm_generic_payload) sb_actual_in;
   producer prod;
   scoreboard sb;
   function new(string name, uvm_component parent=null);
     super.new(name, parent);
     prod_out = new("prod_out",this);
     sb_actual_in = new("sb_actual_in",this);
   endfunction
   function void build();
     prod = producer::type_id::create("prod",this);
     sb = scoreboard::type_id::create("sb",this);
   endfunction
   function void connect();
     prod.analysis_out.connect(sb.expect_in);
     prod.out.connect(prod_out);
     sb_actual_in.connect(sb.actual_in);
   endfunction
endclass
```

### 56.12 sv\_main

module sv main

This is the top-level module for the SV side of each command API example.

This top-level SV module does the following

- Initializes the UVMC Command API layer by calling *uvmc\_init*. This is required. You can also relegate the init call to a separate module that is compiled separately or on the same command line as this file.
- Registers the env's *prod\_out* and *sb\_actual\_in* ports for UVMC communication.
- Calls *run test* to start the SV portion of the simulation.

We could have registered the UVMC connections in the <u>env's</u> *connect* method, but that would have forced the *env* to only work with UVMC. If you prefer to relagate UVMC registration to the <u>env</u> or lower, you should not mix it in with the *env's* main purpose. Instead, try to add the UVMC connection code to a simple extension/wrapper around your original model. This technique is demonstrated in <SC to SV Connection-SC side).

```
module sv_main;
import uvmc_pkg::*;
env e;
// Must initialize
```

56.11 env 220

```
initial
  uvmc_init();

initial begin
  e = new("e");

$timeformat(-9,0," ns");

// actual path - SC-side consumer to SV-side scoreboard
  uvmc_tlm #(uvm_tlm_generic_payload)::connect(e.prod_out,"foo");
  uvmc_tlm1 #(uvm_tlm_generic_payload)::connect(e.sb_actual_in,"bar");

run_test();
end
endmodule
```

56.12 sv\_main 221

# 57 UVMC Command API Examples - SC Consumer

### 57.1 Description

A generic consumer that receives and processes transactions coming from its blocking-transport in export. It performs no meaningful functionality--it prints the transaction, waits the specified delay, then sends it out its analysis port.

#### ../../uvmc/examples/commands/consumer.cpp

```
//-
//
    Copyright 2021 Siemens EDA
                                                          //
//
                                                         //
//
    Licensed under the Apache License, Version 2.0 (the
//
    "License"); you may not use this file except in
                                                         //
    compliance with the License. You may obtain a copy of //
//
//
    the License at
                                                         //
//
                                                         //
//
        http://www.apache.org/licenses/LICENSE-2.0
                                                         //
    Unless required by applicable law or agreed to in writing, software distributed under the License is
    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR //
// CONDITIONS OF ANY KIND, either express or implied.
                                                         //
// See the License for the specific language governing
                                                         //
// permissions and limitations under the License.
                                                         //
//-----//
#include "systemc.h"
```