

UVM Connect

Part 2 – Connections

Adam Erickson Verification Technologist

academy@mentor.com www.verificationacademy.com



UVM Connect Presentation Series

Part 1 – UVMC Introduction

- Learn what UVMC is and why you need it
- Review the principles behind the TLM1 and TLM2 standards
- Review basic port/export/interface connections in both SC and SV

Part 2 – UVMC Connections

 Learn how to establish connections between TLM-based components in SC and SV

Part 3 – UVMC Converters

 Learn how to write the converters that are needed to transfer transaction data across the language boundary

Part 4 – UVMC Command API

 Learn how to access and control key aspects of UVM simulation from SystemC

UVM Connections – Agenda

Review TLM components

Show implementations of simple SC & SV producers and consumers

Review Native TLM connections

Review how to make native component connections in SC and SV

Introduce the UVMC connect functions

For registering TLM ports, exports, and imps for cross-language communication

Demonstrate how to use UVMC connect functions

- Point-to-point connections
- Hierarchical connections (e.g. SC wraps SV)

UVM Connections – Agenda

- Review TLM components
 - Show implementations of simple SC & SV producers and consumers
- Review Native TLM connections
 - Review how to make native component connections in SC and SV
- Introduce the UVMC connect functions
 - For registering TLM ports, exports, and imps for cross-language communication
- Demonstrate how to use UVMC connect functions
 - Point-to-point connections
 - Hierarchical connections (e.g. SC wraps SV)

TLM Component Review – SV Producer

```
class producer extends uvm component;
                                                                               producer
   uvm tlm b initiator socket #() out;
   `uvm component utils(producer)
   function new(string name, uvm component parent=null);
                                                                                 declare socket
      super.new(name,parent);
      out = new("out", this);
                                                                                 allocate socket
   endfunction
   task run_phase (uvm_phase phase);
                                                                                REUSE this trans
      uvm tlm qp qp = uvm tlm qp::type id::create("qp",this);
                                                                                 over and over!
      uvm tlm time delay = new("del",1e-12);
      int num_trans = 2;
      phase.raise_objection(this);
                                                                               don't let phase end!
      uvm config db #(uvm bitstream t)::get(this,"","num trans",num trans);
                                                                                config # of trans
      for (int i = 0; i < num_trans; i++) begin</pre>
         delay.set_abstime(10,1e-9);
                                                                                randomize trans
         assert(gp.randomize() with { constraints } ); 
         uvm_info("PRODUCER/PKT/SEND",{"\n",gp.sprint()},UVM_MEDIUM)
                                                                                  send trans to
         out.b_transport(gp,delay); 
                                                                                (unknown) target
      end
      `uvm info("PRODUCER/END TEST","Finished sending",UVM LOW)
      phase.drop objection(this);
                                                                               now let phase end
   endtask
endclass
```

TLM Component Review – SC Producer

```
struct producer : public sc module {
                                                                                 producer
  simple initiator socketcycle out; // tlm gp_
  int num trans;
  sc event done;
                                                                                   simple socket
 producer(sc module name nm) : out("out"), num trans(2) {
    SC THREAD(run);
                                                                                 declare 'run' thread
  SC HAS PROCESS(producer);
 void run() {
                                                                                  RFUSE this trans
    tlm_generic_payload gp; -
                                                                                   over and over!
    char unsigned data[8];
    gp.set_data_ptr(data); <--</pre>
                                                                                 data outside class!
    sc_time delay;
    while (num_trans--) { 
                                                                                   generate loop
      // randomize trans
      // (see example source, in kit)
                                                                                    send trans to
      out->b_transport(gp,delay);
                                                                                  (unknown) target
    cout << sc_time_stamp() << "Ending test" << endl;</pre>
                                                                                    Wake up any
    done.notify(); <--</pre>
                                                                                      waiters
};
```

TLM Component Review – SV Consumer

```
consumer
class consumer extends uvm component;
   uvm tlm b target socket #(consumer) in;
   uvm analysis port #(uvm tlm generic payload) ap;
                                                                                blocking-only target
                                                                                     socket
   `uvm component utils(consumer)
                                                                                  analysis port
   function new(string name, uvm component parent=null);
      super.new(name,parent);
      in = new("in", this);
                                                                                  allocate ports
      ap = new("ap", this);
   endfunction
                                                                                  this task will be
   // task called via 'in' socket
                                                                                called by (unknown)
   virtual task b_transport (uvm_tlm_gp t, uvm_tlm_time delay);
                                                                                initiators(s) via our
     `uvm_info("CONSUMER/PKT/RECV", {"\n", t.sprint()}, UVM_MEDIUM)
                                                                                    "in" socket
     ...execute transaction...
     #(delay.get realtime(1ns,1e-9));
                                                                                 send out analysis
     delay.reset();
                                                                                 port to (unknown)
     ap.write(t); ←
                                                                                   subscribers
   endtask
```

endclass


TLM Component Review – SC Consumer

```
consumer
class consumer : public sc module
  public:
  simple_target_socket<consumer> in; // defaults to tlm_gp __
                                                                                   simple socket
  sc port<tlm analysis if<tlm generic payload>,
                                                                                   analysis port
            0,SC_ZERO_OR_MORE_BOUND> ap;
                                                                                   allocate ports
  consumer(sc_module_name nm) : in("in"), ap("ap") {
    in.register_b_transport( this, &consumer::b_transport );
                                                                                 register b_transport
                                                                                  implementation
  virtual void b_transport(tlm_generic_payload &gp, sc_time &t) {
                                                                                 this function will be
    ...execute transaction...
                                                                                 called by (unknown)
    wait(t);
                                                                                  initiator(s) via our
    t = SC_ZERO_TIME;
                                                                                    "in" socket
    if (ap.size())
      ap->write(gp); ←
                                                                                  send out analysis
                                                                                  port to (unknown)
};
                                                                                    subscribers
```



- Review TLM components
 - Show implementations of simple SC & SV producers and consumers
- Review Native TLM connections
 - Review how to make native component connections in SC and SV
- Introduce the UVMC connect functions
 - For registering TLM ports, exports, and imps for cross-language communication
- Demonstrate how to use UVMC connect functions
 - Point-to-point connections
 - Hierarchical connections (e.g. SC wraps SV)

TLM Connection – Native SC




```
#include <systemc.h>
using namespace sc_core;
#include "consumer.h"

#include "producer.h"

int sc_main(int argc, char* argv[])
{
   producer prod("producer");
   consumer cons("consumer");
   prod.out.bind(cons.in);
   sc_start(-1);
   return 0;
}
```

TLM Connection – Native SV



```
import uvm_pkg::*;
include "producer.sv"
include "consumer.sv"

module sv_main;
  producer prod = new("prod");
  consumer cons = new("cons");


initial begin
    prod.out.connect(cons.in);
    run_test();
  end
endmodule
```

Agenda |

- Review TLM components
 - Show implementations of simple SC & SV producers and consumers
- Review Native TLM connections
 - Review how to make native component connections in SC and SV
- Introduce the UVMC connect functions
 - For registering TLM ports, exports, and imps for cross-language communication
- Demonstrate how to use UVMC connect functions
 - Point-to-point connections
 - Hierarchical connections (e.g. SC wraps SV)

connect

Register a port, export, or imp/interface for *point-to-point* cross-language communication



SV

- uvmc_tlm #(T)::connect (port, lookup);
- uvmc_tlm1 #(T)::connect (port, lookup);
- uvmc_tlm1 #(REQ, RSP)::connect (port, lookup);

TLM2

TLM1 unidirectional

TLM1 bidirectional

· SC

uvmc_connect (port, lookup);

TLM1 or TLM2

T REQ, RSP	The transaction type(s) being used by the port. SV only. For SV TLM1 bidirectional, if RSP not specified, default is REQ.
port	The port, export, or interface/imp instance to register for cross-language connection. Required.
lookup	An additional lookup string to associate with the port. During elaboration, UVMC will try to match the port's hierarchical name and this lookup string with other registered ports. Optional.

connect

Register a port, export, or imp/interface for *hierarchical* cross-language communication



SV

- uvmc_tlm #(T)::connect_hier (port, lookup);
- uvmc_tlm1 #(T)::connect_hier (port, lookup);
- uvmc_tlm1 #(REQ, RSP)::connect_hier (port, lookup);

TLM2

TLM1 unidirectional

TLM1 bidirectional

• SC

uvmc_connect_hier (port, lookup);


TLM1 or TLM2

T REQ, RSP	The transaction types being used by the port. Required only for SV-side. For SV TLM1 bidirectional, if RSP not specified, default is REQ.
port	The port, export, or interface/imp instance to register for cross-language connection. Required.
lookup	An additional lookup string to associate with the port. During elaboration, UVMC will try to match the port's hierarchical name and this lookup string with other registered ports. Optional.

Agenda

- Review TLM components
 - Show implementations of simple SC & SV producers and consumers
- Review Native TLM connections
 - Review how to make native component connections in SC and SV
- Introduce the UVMC connect functions
 - For registering TLM ports, exports, and imps for cross-language communication
- Demonstrate how to use UVMC connect functions
 - Point-to-point connections
 - Hierarchical connections (e.g. SC wraps SV)

TLM Connection – SV to SC



match by global lookup strings

```
import uvm pkg::*;
                                   #include "uvmc.h"
import uvmc_pkg::*;
                                   using namespace uvmc;
                                   #include "consumer.h"
`include "producer.sv"
module sv main;
                                   int sc_main(int argc, char* argv[])
producer prod = new("prod");
 initial begin
                                     consumer cons("cons");
  uvmc_tlm #()::connect(prod.out,
                                     uvmc_connect(cons.in, "foo");
                         "foo");
                                      sc start();
                                     return 0;
  run test();
 end
endmodule
```

TLM Connection – SV-SV using UVMC

```
module sv_main;
  producer prod = new("prod");
  consumer cons = new("cons");

initial begin

  uvmc_tlm #()::connect(prod.out, "sv2sv");
  uvmc_tlm #()::connect(cons.in, "sv2sv");
  run_test();
  end
endmodule
```

TLM Connection – SV using UVMC

Add a scoreboard, add a connection.

import uvm_pkg::*;

```
import uvmc_pkg::*;
`include "producer.sv"
`include "scoreboard.sv"
module sv main;
  producer prod = new("prod");
  scoreboard sb = new("sb");
  initial begin
    prod.ap.connect(sb.expect_in);
    uvmc tlm #()::
     connect(prod.out, "foo");
    uvmc_tlm1 #(uvm_tlm_gp)::
     connect(sb.actual_in, "bar");
    run test();
  end
endmodule
```

```
producer consumer scoreboard scoreboard bar
```

```
#include "uvmc.h"
using namespace uvmc;
#include "consumer.h"

int sc_main(int argc,char* argv[])
{
   consumer cons("consumer");
   uvmc_connect(cons.in,"foo");
   uvmc_connect(cons.ap,"bar");
   sc_start();
   return 0;
}
```

Hierarchical Connection (SC wraps SV)

```
#include "systemc.h"
#include "tlm.h"
#include "simple initiator socket.h"
using namespace sc core;
using namespace tlm;
using namespace tlm_utils;
#include "consumer.h"
class producer: public sc_module {
  public:
  tlm_initiator_socket<32> out;
  SC_CTOR(producer) : out("out") {
    uvmc_connect_hier(out, "sv_out");
};
int sc_main(int argc, char* argv[])
  producer prod("producer");
  consumer cons("consumer");
  prod.out.bind(cons.in);
  sc_start();
  return 0;
```

```
producer consumer sc sc sc
```

Looks like pure SC testbench. SC producer implemented as SV component.

```
`include "uvm_macros.svh"
import uvm_pkg::*;
import uvmc_pkg::*;
`include "producer.sv"

module sv_main;
  producer prod = new("prod");
  initial begin
    uvmc_tlm #(uvm_tlm_generic_payload)::
        connect(prod.out,"sv_out");
    run_test();
  end
endmodule
```

TLM Connection – UVM-Aware SC → SV

```
#include <systemc.h>
                                                    producer
                                                                         consumer
using namespace sc_core;
#include "producer.h"
                                                                               SV
#include "uvmc.h"
using namespace uvmc;
                                               extend base producer
struct prod_alt : public producer { -
  prod_alt(sc_module_name nm) :
                                               background thread
           producer(nm) {
    SC THREAD(objector); 
                                               raise objection, wait for "done", drop objection
  SC HAS PROCESS(prod uvm)
  void objector() {
    uvmc_raise_objection("run");
                                            import uvm pkq::*;
    wait(done);
                                            import uvmc pkg::*;
    uvmc drop objection("run");
                                            `include "consumer.sv"
                                           module sv main;
                                             consumer cons = new("cons");
int sc_main(int argc,char* argv[]) {
                                             initial begin
  prod_alt prod("producer");
                                             uvmc_tlm #()::connect(cons.in,"42");
  uvmc_connect(prod.in, "42");
                                             uvmc_init(); 
                                                                          SV side must
  sc_start(-1);
                                             run_test();
                                                                         initialize UVMC
  return 0;
                                             end
                                                                         command API
                                            endmodule
```

Summary

Reviewed TLM components

Show implementations of simple SC & SV producers and consumers

Reviewed Native TLM connections

Review how to make native component connections in SC and SV

Introduced the UVMC connect functions

For registering TLM ports, exports, and imps for cross-language communication

Demonstrated how to use UVMC connect functions

- Point-to-point connections
- Hierarchical connections (e.g. SC wraps SV)

UVM Connect Presentation Series

Part 1 – UVMC Introduction

- Learn what UVMC is and why you need it
- Review the principles behind the TLM1 and TLM2 standards
- Review basic port/export/interface connections in both SC and SV

Part 2 – UVMC Connections

 Learn how to establish connections between TLM-based components in SC and SV

Part 3 – UVMC Converters

 Learn how to write the converters that are needed to transfer transaction data across the language boundary

Part 4 – UVMC Command API

 Learn how to access and control key aspects of UVM simulation from SystemC



UVM Connect

Part 2 – Connections

Adam Erickson Verification Technologist

academy@mentor.com www.verificationacademy.com

