# AndeShape™ ATCTLC2AXI500 Data Sheet

Document Number DS182-10
Date Issued 2020-05-04





#### **Copyright Notice**

Copyright © 2020 Andes Technology Corporation. All rights reserved.

AndesCore<sup>™</sup>, AndeSight<sup>™</sup>, AndeShape<sup>™</sup>, AndeSLive<sup>™</sup>, AndeSoft<sup>™</sup>, AndeStar<sup>™</sup>, Andes Custom Extension<sup>™</sup>, CoDense<sup>™</sup>, AndesClarity<sup>™</sup>, AndeSim<sup>™</sup>, and AndeSysC<sup>™</sup> are trademarks owned by Andes Technology Corporation. All other trademarks used herein are the property of their respective owners.

This document contains confidential information pertaining to Andes Technology Corporation. Use of this copyright notice is precautionary and does not imply publication or disclosure. Neither the whole nor part of the information contained herein may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Andes Technology Corporation.

The product described herein is subject to continuous development and improvement. Thus, all information herein is provided by Andes in good faith but without warranties. This document is intended only to assist the reader in the use of the product. Andes Technology Corporation shall not be liable for any loss or damage arising from the use of any information in this document, or any incorrect use of the product.

#### **Contact Information**

Should you have any problems with the information contained herein, you may contact Andes Technology Corporation through:

Email — support@andestech.com Website — https://es.andestech.com/eservice/

Please include the following information in your inquiries:

- the document title
- the document number
- the page number(s) to which your comments apply
- a concise explanation of the problem.

General suggestions for improvements are welcome.



# **Revision History**

Rev.	Rev. Date	Revised Content
1.0	2020-05-04	Initial release



# **Contents**

Re	Revision History			
Li	st of T	<b>Tables</b>		vi
1	Intro	oduction	S	<b>1</b> 1
	1.1		iagram	1
	1.2		nal Description	1
	1.3	1.3.1	TileLink to AXI	1
		1.3.1	Bursts	2
		1.3.3	Beat Interleave	2
2	Цом		nfiguration Option	3
4	Har	iware Co		3
3	Sign	al Descri	ption	4
	3.1	Side-bar	nd Signals	7
4	Acce	ess Lateno	cies	9
5	Mes	sage Map	uning	10
Ŭ	5.1	_	A channel	10
		5.1.1	PutFullData	10
		5.1.2	PutPartialData	10
		5.1.3	Get	10
		5.1.4	AcquireBlock	10
		5.1.5	AcquirePerm	11
	5.2	TileLink	C C channel	11
		5.2.1	Release	11
		5.2.2	ReleaseData	11
	5.3	TileLink	D channel	11
		5.3.1	AccessAck	11
		5.3.2	AccessAckData	11
		5.3.3	Grant	11
		5.3.4	GrantData	11
		5.3.5	ReleaseAck	12
	5.4	TileLink	E channel	12
		5.4.1	GrantAck	12



6 Error Response 13



# **List of Tables**

1	Configuration Parameters	3
2	Interface Signal Descriptions	4
3	a_user Format for TileLink A Channel Messages Mapped to AXI Write Request	7
4	a_user Format for TileLink A Channel Messages Mapped to AXI Read Request	7
5	c_user Format for TileLink C Channel Messages Mapped to AXI Write Request	8
6	d_user Format for TileLink D Channel Messages Mapped to AXI Write Response	8
7	d_user Format for TileLink D Channel Messages Mapped to AXI Read Response	8
8	Latency between Both Sides for Each Channel	9
9	Error Response Mapping	13



#### 1 Introduction

ATCTLC2AXI500 is a bus bridge, which convert TileLink to AXI. It handles the bus protocol translation between TileLink and AXI4 protocols.

#### 1.1 Features

- Compliant with AXI4 protocols
  - Supports AXI exclusive access
  - Supports AxCACHE information
  - Supports AxPROT information
- Compliant with TileLink Cached (TL-C)
  - Extends beat interleaving in TileLink channel D
- Configurable clock synchronization
  - asynchronous
  - synchronous N:1 (TileLink clock frequency): AXI clock frequency)
- Configurable 32–64 bits address width
- Configurable 32/64/128/256 bits data width
- Configurable 4–8 bits AXI ID and TileLink source width
- Configurable 2–8 bits TileLink sink width
- Supports up to 128 bytes burst size

### 1.2 Block Diagram

## 1.3 Functional Description

#### 1.3.1 TileLink to AXI

ATCTLC2AXI500 translate TileLink to AXI protocol, and support TL-C permission transition request.

- Put and ReleaseData in TileLink are translate to AXI write request
- Get and AcquireBlock in TileLink are translate to AXI read request



• Permission transition requests without data transfer is response by ATCTLC2AXI500 without AXI transaction.

#### 1.3.2 Bursts

- Support INCR burst type only.
- All transactions are aligned to bus data width, no multi-beat transfer with narrowed data issued.

#### 1.3.3 Beat Interleave

ATCTLC2AXI500 allows interleaving beats of different messages on Channel D from the slave device through the AXI interface to the master device through the TileLink interface. It is, however, forbidden to interleave beats on TileLink Channel A, Channel B, and Channel C. If the master does not support receiving the interleaved response, de-interleave circuit is needed on AXI R/B channels between AXI slave and ATCTLC2AXI500.



# 2 Hardware Configuration Option

Table 1 lists the configuration parameters of ATCTLC2AXI500.

Table 1: Configuration Parameters

Parameter Name	Legal Value	Default Value	Description
AXI_ASYNC	0, 1	0	Define the AXI clock domain, 0:sync(N:1) or 1:async
ADDR_WIDTH	32 - 64	32	Define the bit width of the address field in TileLink and AXI channels
DATA_WIDTH	32, 64, 128, 256	64	Define the bit width of the data field in TileLink/AXI channels
ID_WIDTH	4 - 8	4	Define the bit width of source/id field in TileLink/AXI channels
TL_SINK_WIDTH	1 - 8	1	Define the bit width of sink field in TileLink d/e channels
AXI_USER_WIDTH	1 - 32	1	Define the bit width of AXI write address channel user side-band signals



# 3 Signal Description

Table 2: Interface Signal Descriptions

Signal Name IO Type Description				
clk	I	TileLink clock		
resetn	I	TileLink reset (Active-Low)		
aclk_en	I	AXI clock enable (sync)		
aclk	I	AXI clock (async)		
aresetn	I	AXI reset (Active-Low)		
TileLink Interface				
Channel A				
a_opcode[2:0]	I	Operation code		
a_param[2:0]	I	Parameter code		
a_size[2:0]	I	Operation size		
a_source[ID_WIDTH-1:0]	I	Master source identifier		
a_address[ADDR_WIDTH-1:0]	I	Target byte address		
a_user[AXI_USER_WIDTH+7:0]	I	Sideband for AxLOCK, AxCACHE, AxPROT, and		
		AxUSER		
a_data[DATA_WIDTH-1:0]	l	Data payload		
a_mask[(DATA_WIDTH/8)-1:0]	I	Byte lane select signal		
a_corrupt	I	The data in this beat is corrupt.		
a_valid	I	Valid signal.		
a_ready	0	Ready signal.		
Channel B				
b_opcode[2:0]	0	Operation code		
b_param[2:0]	0	Parameter code		
b_size[2:0]	0	Operation size		
b_source[ID_WIDTH-1:0]	0	Master source identifier		
b_address[ADDR_WIDTH-1:0]	0	Target byte address		
b_user	0	User defined side band signals		
b_data[DATA_WIDTH-1:0]	0	Data payload		
b_mask[(DATA_WIDTH/8)-1:0]	0	Byte lane select signal		
b_corrupt	0	The data in this beat is corrupt.		
b_valid	0	Valid signal, hard-wired to 0.		
b_ready	l	Ready signal.		



Table 2: (continued)

Signal Name	IO Type	Description	
Channel C			
c_opcode[2:0]	1	Operation code	
c_param[2:0]	1	Parameter code	
c_size[2:0]	I	Operation size	
c_source[ID_WIDTH-1:0]	1	Master source identifier	
c_user[AXI_USER_WIDTH+7:0]	I	Sideband for AWLOCK, AWCACHE, AWPROT and	
		AWUSER	
c_address[ADDR_WIDTH-1:0]	1	Target byte address	
c_data[DATA_WIDTH-1:0]	I	Data payload	
c_corrupt	1	The data in this beat is corrupt.	
c_valid	1	Valid signal.	
c_ready	0	Ready signal.	
Channel D			
d_opcode[2:0]	0	Operation code	
d_param[1:0]	0	Parameter code	
d_size[2:0]	0	Operation size	
d_source[ID_WIDTH-1:0]	0	Master source identifier	
d_sink	0	Slave sink identifier	
d_user[AXI_USER_WIDTH+1:0]	0	Sideband to transfer rresp, bresp and AXI xUSER	
d_data[DATA_WIDTH-1:0]	0	Data payload	
d_denied	0	The slave was unable to service the request	
d_corrupt	0	The data in this beat is corrupt	
d_valid	0	Valid signal	
d_ready	1	Ready signal	
Channel E			
e_sink	1	Slave sink identifier	
e_user	1	User defined side band signals	
e_valid	1	Valid signal	
e_ready	0	Ready signal	
AXI Interface			
Write Address Channel			
awid[ID_WIDTH-1:0]	0	Write address ID	
		Continued on next page	



Table 2: (continued)

Signal Name	IO Type	Description
awaddr[ADDR_WIDTH-1:0]	0	Write address
awlen[7:0]	0	Write burst length
awsize[2:0]	0	Write burst size
awburst[1:0]	0	Write burst type
awlock	0	Write lock type
awcache[3:0]	0	Write memory type
awprot[2:0]	0	Write protection type
awvalid	0	Write address valid
awready		Write address ready
Write Data Channel		
wdata[DATA_WIDTH-1:0]	0	Write data
wstrb[(DATA_WIDTH/8)-1:0]	0	Write strobes
wlast	0	Write last
wvalid	0	Write data valid
wready		Write data ready
Write Response Channel		
bid[ID_WIDTH-1:0]		Write response ID
bresp[1:0]	I	Write response
bvalid	I	Write response valid
bready	0	Write response ready
Read Address Channel		
arid[ID_WIDTH-1:0]	0	Read address ID
araddr[ADDR_WIDTH-1:0]	0	Read address
arlen[7:0]	0	Read burst length
arsize[2:0]	0	Read burst size
arburst[1:0]	0	Read burst type
arlock	0	Read lock type
arcache[3:0]	0	Read memory type
arprot[2:0]	0	Read protection type
arvalid	0	Read address valid
arready	I	Read address ready
Read Data Channel		
rid[ID_WIDTH-1:0]	l	Read response ID



Table 2: (continued)

Signal Name	IO Type	Description
rdata[DATA_WIDTH-1:0]	I	Read data
rresp[1:0]	I	Read response
rlast	I	Read last
rvalid	I	Read data valid
rready	0	Read data ready

#### Note

- The width of TileLink user field is determined by the width of AXI user side-band. see next section for detail.
- a\_user width = AXI\_USER\_WIDTH + 8
- c\_user width = AXI\_USER\_WIDTH + 8
- d\_user width = AXI\_USER\_WIDTH + 2

## 3.1 Side-band Signals

There are two side-band signals: a\_user, c\_user and d\_user for encapsulating AXI signals that cannot be converted to TileLink protocol.

- a\_user and c\_user is used to propagate the AxLOCK, AxCACHE, AxPROT, and AxUSER from AXI AR and AW channel.
- d\_user is used to indicate the RRESP, BRESP and xUSER to the AXI R and B channel.

Table 3: a\_user Format for TileLink A Channel Messages Mapped to AXI Write Request

Field	Bit Position	Description
AWPROT	a_user[2:0]	AXI AWPROT
AWCACHE	a_user[6:3]	AXI AWCACHE
AWLOCK	a_user[7]	AXI AWLOCK
AW/WUSEF	a_user[8+:AXI_USER_WIDTH]	Shared in AXI AW/WUSER

Table 4: a\_user Format for TileLink A Channel Messages Mapped to AXI Read Request

Field	Bit Position	Description
ARPROT	a_user[2:0]	AXI ARPROT



## Table 4: (continued)

Field	Bit Position	Description
ARCACHE	a_user[6:3]	AXI ARCACHE
ARLOCK	a_user[7]	AXI ARLOCK
ARUSER	a_user[8+:AXI_USER_WIDTH]	AXI ARUSER

# Table 5: c\_user Format for TileLink C Channel Messages Mapped to AXI Write Request

Field	Bit Position	Description
AWPROT	c_user[2:0]	AXI AWPROT
AWCACHE	c_user[6:3]	AXI AWCACHE
AWLOCK	c_user[7]	AXI AWLOCK
AW/WUSEF	Rc_user[8+:AXI_USER_WIDTH]	Shared in AXI AW/WUSER

# Table 6: d\_user Format for TileLink D Channel Messages Mapped to AXI Write Response

Field	Bit Position	Description
BRESP	d_user[1:0]	AXI BRESP
BUSER	d_user[2+:AXI_USER_WIDTH]	AXI BUSER

# Table 7: d\_user Format for TileLink D Channel Messages Mapped to AXI Read Response

Field	Bit Position	Description
RRESP	d_user[1:0]	AXI RRESP
RUSER	d_user[2+:AXI_USER_WIDTH]	AXI RUSER



# 4 Access Latencies

Table 8: Latency between Both Sides for Each Channel

Source Side	Destination Side	Latency
TileLink A channel	AXI AW/AR/W channel	1
TileLink A channel	TileLink D channel	1
TileLink B channel	-	-
TileLink C channel	AXI AW/AR/W channel	1
TileLink C channel	TileLink D channel	1
TileLink E channel	-	0
AXI R/B channel	TileLink D channel	1



# 5 Message Mapping

The section describes the supported message mapping form TL-C to AXI. For messages are mapped to AXI read or write transaction, ATCTLC2AXI500 will block the request if there is another outstanding transaction with the same ID of the request.

#### **Note**

- ATCTLC2AXI500 assumes that Tilelink master will not send the request with same id again in the channel before the previous one is responded.
- · For a read and a write with the same ID, the two will not be blocked by each other.

#### 5.1 TileLink A channel

#### 5.1.1 PutFullData

PutFullData is mapped to AXI write transaction.

#### 5.1.2 PutPartialData

PutPartialData is mapped to AXI write transaction.

#### 5.1.3 Get

Get is mapped to AXI read transaction

#### 5.1.4 AcquireBlock

- For a perm is NtoB or NtoT,
  - AcquireBlock is mapped to AXI read transaction.
  - ATCTLC2AXI500 returns GrantData with toT permission.
- For a perm is BtoT.
  - AcquireBlock is not mapped to any AXI request.
  - ATCTLC2AXI500 returns Grant with toT permission.



#### 5.1.5 AcquirePerm

- AcquirePerm is not mapped to any AXI request.
- ATCTLC2AXI500 returns Grant with toT permission.

#### 5.2 TileLink C channel

#### 5.2.1 Release

- Release is not mapped to any AXI request.
- ATCTLC2AXI500 returns ReleaseAck with toN permission.

#### 5.2.2 ReleaseData

- ReleaseData is mapped to AXI write transaction.
- ATCTLC2AXI500 returns ReleaseAck with toN permission.

#### 5.3 TileLink D channel

#### 5.3.1 AccessAck

• AccessAck is mapped form AXI write response channel.

#### 5.3.2 AccessAckData

AccessAckData is mapped form AXI read data channel.

#### 5.3.3 Grant

• Generated by ATCTLC2AXI500, and always have to Tpermission

#### 5.3.4 GrantData

- GrantData is mapped form AXI read data channel.
- Always have toT permission.



#### 5.3.5 ReleaseAck

- ReleaseAck would comes from
  - AXI write response channel (TtoN, TtoB)
  - generated by ATCTLC2AXI500 (BtoN)
- Always have to N permission.

#### 5.4 TileLink E channel

#### 5.4.1 GrantAck

• GrantAck is not mapped to any AXI request.



# 6 Error Response

Error response is indicated in AXI R/BRESP and TileLink corrupt and denied bits. However, there is no error supported in some types of response message in TileLink channel D. So d\_user[1:0] is always connected to R/BRESP to return the response status. The following table shows how denied and corrupt bits mapped to AXI message.

Table 9: Error Response Mapping

Signal	Direction	Description
a_corrupt	input	Not used, AXI has no error indication in AR/AW/W.
b_corrupt	output	Hardwired to 0. ATCTLC2AXI500 does not support b channel.
c_corrupt	input	Not used, AXI has no error indication in AR/AW/W.
d_corrupt	output	For GrantData and AccessAckData, connect to RRESP[1].
		For Grant, AccessAck and ReleaseAck, Hardwired to 0.
d_denied	output	Hardwired to 0. d_denied should be stable in all beats.