

All Content

Start your search here...

Q

Advanced Search

☐ Use \* and ? as wildcard

4



(/apex/homePage?  
returnParam=true)



Support Home(/apex/homePage) Resources  
Troubleshooting  
Information(/apex/Coveo\_CommunitySearch#t=TroubleshootingInformation&language=en)



2325

How to analyze annotation report of the report\_sdb\_annotation command in Genus/Joules



FEEDBACK

## Problem

In Genus/Joules, after reading the input stimulus (that is, TCF/SAIF/PHY/SHM/VCD/FSDB), I want to analyze the annotation summary report.

How can I analyze the output of the `report_sdb_annotation` command?

## Solution

The `report_sdb_annotation` commands output two variations.

- Before the power is computed
- After the power is computed

In the annotation summary report the Object types are as following:

1. Primary Ports section provides the activity annotation information for design input ports, output ports, and I/O ports.
2. Sequential Outputs section provides the activity annotation information for Memory Output pins, Flop Output pins, and Latch Output pins.
  - Arch ICGC represents the activity annotation for architectural or user-defined ICGs, that is, ICGC, which are available in RTL.
  - Inferred ICGC represents the activity annotation for tool inserted ICGs.
  - Total ICGC is the sum of activity annotation of Arch ICGC and Inferred ICGC.
3. Drivers section provides the activity coverage information for driver nets.

A net is driver net when it is the following:

- Net of sequential output pin
- Net of combinational output pin
- Net of Input ports

That is,

```
Total Driver nets =  expr [llength [vfind / -pin instances_seq/*/pins_out/*]] + [llength [vfind / -pin
instances_comb/*/pins_out/*]] + [llength [vfind / -port ports_in/*]]
```

A net is an RTL driver net when:

- Net is user-defined.
- Module of the net is a user module and



2325



5



FEEDBACK

- o net is part of bus
- o Net name is not n\_\* (\* is a number)
- o Net is connected to the port or subport

That is, RTL driver nets include the following:

- vfind / -pin instances\_seq/\*/pins\_out/\*
- vfind / -pin instances\_comb/\*/pins\_out/\*

4. DFT section provides the annotation information for activity coverage for DFT-related pins.

In the Annotation Report which is reported computing the power We have following components.

Stim Id : /stim#1

Stim file : waves.shm/

Stim file format : shm

Top instance : /uart\_tx\_test/test\_uart

Design Top : /uart

Num frames : 1

Duration : 4.83394e+06ns

----- Annotation Report -----

Object Type	Asserted	UnAsserted	Unconnected	Total	Asserted%
-------------	----------	------------	-------------	-------	-----------

+ Constant

-----

Primary Ports

Inputs	11	0	0	11	100.00%
Outputs	10	0	0	10	100.00%
I/O	0	0	0	0	N/A

Sequential Outputs

Memory	0	0	0	0	N/A
--------	---	---	---	---	-----



2325



FEEDBACK

Flop	55	0	0	55	100.00%
Latch	0	0	0	0	N/A
Arch ICGC	0	0	0	0	N/A
Inferred ICGC	0	0	0	0	N/A
Total ICGC	0	0	0	0	N/A

Drivers

Driver nets	69	255	0	324	21.29%
RTL Driver nets	58	0	0	58	100.00%

DFT

Input Ports	0	0	0	0	N/A
Flop Outputs	0	0	0	0	N/A
Memory Outputs	0	0	0	0	N/A

-----

1. Asserted: When the Activity from the stimulus is mapped to its respective signals of the design.
2. Unasserted : When the Activity from the stimBEFOREEulus is NOT mapped to its respective component of the design. This could have 2 Possibilities:
  - Signal present in the design and not in the Stimulus.
  - Signal present in the stimulus and not in the Design
3. Constant : If a Signal has a constant Value in the stimulus file.
4. Unconnected : If a signal is left undriven or unloaded in the design.
5. Total: Gives the sum of the signals reported (Asserted + Unasserted + Constant + Unconnected)
6. Asserted% : Is the Rate of Assertion with respect to the Total number of signals.  $[(\text{Asserted} \times 100)/\text{Total}]$ .

**In the Annotation Report which is reported AFTER computing the power We have following additional components.**



2325



FEEDBACK

Stim Id : /stim#1  
Stim file : waves.shm/  
Stim file format : shm  
Top instance : /uart\_tx\_test/test\_uart  
Design Top : /uart  
Num frames : 1  
Duration : 4.83394e+06ns

----- Annotation Report -----

Object Type	Asserted	User_Asserted	Default	Computed	Clock_Source	Unconnected	Total	Asserted%
-------------	----------	---------------	---------	----------	--------------	-------------	-------	-----------

+ Constant

Primary Ports

Inputs	11	0	0	0	0	0	11	100.00%
Outputs	10	0	0	0	0	0	10	100.00%
I/O	0	0	0	0	0	0	0	N/A

Sequential Outputs

Memory	0	0	0	0	0	0	0	N/A
Flop	55	0	0	0	0	0	55	100.00%
Latch	0	0	0	0	0	0	0	N/A
Arch ICGC	0	0	0	0	0	0	0	N/A
Inferred ICGC	0	0	0	0	0	0	0	N/A
Total ICGC	0	0	0	0	0	0	0	N/A

Drivers

Driver nets	69	0	0	157	0	0	226	30.53%
RTL Driver nets	58	0	0	15	0	0	73	79.15%



2325



FEEDBACK

TYPE	Asserted	User Asserted	Default	Computed	Clock Source	Unconnected	Constant	Total
DFT								
Input Ports	0	0	0	0	0	0	0	N/A
Flop Outputs	0	0	0	0	0	0	0	N/A
Memory Outputs	0	0	0	0	0	0	0	N/A

1. User\_Asserted: When a pin activity is set manually by the user using set\_pin\_activity.
2. Default: When the neither the signal is not present not the tool could calculate the pin activity of a particular object of the design then the tool takes the default pin activity
3. Computed: The tool computes the pin activity by relying on the pin activity of its corresponding pins using activity propagation.
4. Clock\_Source: Number of clock source pins for the specified object type. Clock source pins are the ones whose activities are inferred from SDC.
- 5 . Total: Gives the sum of the signals reported (Asserted + User\_Asserted + Default + Computed + Clock\_Source + Unconnected + Constant)

Better the annotation, better is the accuracy of the estimated power.

You can report the list of instances with activity either unasserted or computed by using the following command:

```
report_sdb_annotation -stims /stim#1 -show_details seq:unasserted
report_sdb_annotation -stims /stim#1 -show_details seq:computed
report_sdb_annotation -stims /stim#1 -show_details icgc:all
```

Example:-

```
@Joules> report_sdb_annotation -stim /stim#1 -show_details comb:computed:all
-----
Stim :/stim#1
Design :uart
Total 'comb:all' nets : 560
```



2325



FEEDBACK

total comp:computed:all nets : 386

-----

/uart/uart\_baud/n\_22 : /uart/uart\_baud/g221\_\_6260/Y  
/uart/uart\_baud/n\_22 : /uart/uart\_baud/g219\_\_2398/C  
/uart/uart\_baud/n\_21 : /uart/uart\_baud/g222\_\_4319/Y  
/uart/uart\_baud/n\_21 : /uart/uart\_baud/g219\_\_2398/D  
/uart/uart\_baud/n\_20 : /uart/uart\_baud/g223\_\_8428/Y  
/uart/uart\_baud/n\_20 : /uart/uart\_baud/g220\_\_5107/D

^

^

|

|

|

|

|

|

Net Associated to the pin

The Pin that is reported under computed combinational.

[Return to the top of the page](#)



2325



5







FEEDBACK








**Caution:** All content on this site is Cadence Confidential and for Cadence customers only. **DO NOT DISTRIBUTE.**

**This document:** ☐ Helped in learning ☐ Resolved my query ☐ Needs review [Submit Feedback](#)

**People who viewed this also viewed:**

-  Low annotation for multidimensional array (MDA) when reading SHM/VCD in Joules  
(/apex/ArticleAttachmentPortal?id=a1O0V0000091BcnUAE&pageName=ArticleContent&oMenu=People who viewed this also viewed)
-  Difference between driver and RTL driver nets seen in annotation table of read\_stimulus command; how to get the list of these nets  
(/apex/ArticleAttachmentPortal?id=a1O0V000009EWBLUA4&pageName=ArticleContent&oMenu=People who viewed this also viewed)
-  Can Genus or Joules run an annotation threshold check after read\_stimulus?  
(/apex/ArticleAttachmentPortal?id=a1O3w000009EvTGEA0&pageName=ArticleContent&oMenu=People who viewed this also viewed)
-  How to generate RTL-to-gate-level netlist name mapping file  
(/apex/ArticleAttachmentPortal?id=a1O0V000009MoLwUAK&pageName=ArticleContent

**You might be interested in:**

-  Installation and Licensing Information Page(https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000007MmzEUAS&pageName=ArticleContent&id=a1O0V000000 documents which may be similar to this document) 
-  How To Control Selection of Clock Gating Logic in Genus Synthesis Solution (https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1OPP000001thyD2AQ&pageName=ArticleContent&id=a1OPP0000001 ments which may be similar to this document) 
-  What is Net Delay? (Video)(https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009luJREAR&pageName=ArticleContent&id=a1O3w000009l ents which may be similar to this document)
-  How to check RTL information for the cell instances in Genus(https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w00000AHCFdEAP&pageName=ArticleContent&id=a1O3w00000 uments which may be similar to this document)
-  How can I get expected results from Genus when using remove\_from\_collection (https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1OPP000001ez4D2AQ&pageName=ArticleContent&id=a1OPP000000' ments which may be similar to this document)




2325



FEEDBACK



id=a1O3w000009IbvEEAQ&pageName=ArticleContent&oMenu=People  
who viewed this also viewed)

 Understanding power computation in Joules/Genus.  
(/apex/ArticleAttachmentPortal?  
id=a1O3w000009beGwEAI&pageName=ArticleContent&oMenu=People  
who viewed this also viewed)

New Content Notification

Would you like to be notified whenever a new content is created for Genus?

Yes, please !





2325


© 2025 Cadence Design System, Inc All Rights Reserved


Terms of Use(<http://www.cadence.com/Pages/terms.aspx>)  
| Privacy  
Policy(<http://www.cadence.com/Pages/privacy.aspx>) | US  
Trademarks(<http://www.cadence.com/Pages/trademarks.aspx>)

Connect with Us

  
(<https://www.facebook.com/CadenceDesign>)

  
(<https://x.com/cadence>)

  
(<https://www.linkedin.com/company/cadence-design-systems>)

  
(<http://www.youtube.com/user/CadenceDesign>)



FEEDBACK