

Power Control Sequencing

...



Kalyana Chakravarthy (KC)

Sr Director - VLSI Physical Design (RTL to GDSII) [Let's build our future in Silicon Engineering together]

Published Jul 10, 2025

[+ Follow](#)

Power-control (power-gating) sequencing ensures that a region of an IC is safely powered down or up, avoiding glitches, excessive leakage, or bus contention. Here's a clear breakdown:

🔌 Power-Down (No Retention)

Typical sequence to shut off a non-retentive power domain:

1. **Flush** pending transactions (bus/IO activity).
2. **Stop clocks** to that block (reduces leakage).
3. **Assert isolation**, clamping outputs to safe values via isolation cells.
4. **Assert reset**, so the block re-initializes cleanly on next power-up.
5. **Assert power-gate signal**, turning off the power switch transistor.

⚡ Power-Up (No Retention)

Sequence to restore power:

1. **De-assert power-gate**, reapplying supply voltage.

2. (Optional) **Phased power-on** of subdomains to limit inrush current.
3. **De-assert reset**, initiating clean start.
4. **De-assert isolation**, reconnecting outputs.
5. **Restart clocks**, synchronized to avoid glitches or timing jumps.

With Retention

If state must be preserved, extra steps are included:

- **Power-Down**: After isolation, **assert save** to retention flops before power-off.
- **Power-Up**: After de-gating power, use **restore** control to reload state from retention storage.

This avoids full reinitialization and speeds up wake-up.

Core Components

- **Clock stop/gating** significantly reduces dynamic power.
- **Isolation cells** prevent floating outputs from leaking into active blocks.
- **Retention registers** hold state across power-off cycles, using “save” and “restore” signals.

Why it Matters

- **Prevents leakage and crowbar currents** when outputs float.
- **Manages inrush current** by sequencing power, avoiding sudden load spikes.
- **Ensures clean startup**, avoiding unpredictable behavior on wake.
- **Supports fast wake-up** via retention saves.

Example Timing Waveform





Top Content


People


Learning


Jobs


Games


Get the app

N_RESET 
N_PWREN 

This aligns with the bullet-point steps above.

Summary Table

Step Power-Down Power-Up 1 Flush De-assert power-gate 2 Stop clocks Phased power on (opt) 3 Assert isolation De-assert reset 4 Assert reset De-assert isolation 5 Power-gate signal Restart clocks

(With retention: "save" happens after isolation, and "restore" happens after power-on.)

 Like

 Comment

 Share

   32 · 1 Comment



Gouse Ali Khan

ASIC Physical Design Engineer

3mo



Thanks for sharing.

 Like ·  Reply

To view or add a comment, [sign in](#)

More articles by Kalyana Chakravarthy (KC)



Oct 6, 2025

Congestion causes in Physical Design

Congestion causes in Physical Design : One of the toughest challenges in the ASIC PnR flow is congestion. It doesn't...

  82 · 2 Comments

Jul 15, 2025


From Logic to Layout: A Signal's Journey

This is a powerful breakdown of a signal's lifecycle from RTL to silicon. It's often easy to forget that our neat lines...

28

Jun 20, 2025

Impact of IR Drop on Hold Timing and Functional Failures

 The Challenge In advanced nodes, IR drop—a local voltage drop due to resistance in power delivery—can degrade hold...

48 · 2 Comments

Jan 2, 2025

Best PPA optimization in SoCs

Advancements in achieving optimal Power, Performance, and Area (PPA) in System-on-Chips (SoCs) are crucial for meeting...

17

[Show more](#)

Explore content categories

[Career](#)[Productivity](#)[Finance](#)[Soft Skills & Emotional Intelligence](#)[Project Management](#)[Education](#)[Show more](#) 

© 2025

[Accessibility](#)[Privacy Policy](#)[Copyright Policy](#)[Guest Controls](#)[About](#)[User Agreement](#)[Cookie Policy](#)[Brand Policy](#)[Community Guidelines](#)

Language