High Radix Division Ivor Page¹

14.1 Division with Redundant Quotient

We are interested in speeding up the division process by generating more bits of the quotient during each iteration. In radix 4 division, two bits of the quotient are generated on each iteration. With a non-redundant quotient, the digits of the quotient are selected from [0, 3], and the partial remainder is shifted two places in each step. The problem is in the selection of the quotient digit. It is difficult to guess correctly without considerable (time-consuming) effort, as we saw in the module on multi-precision arithmetic.

¹University of Texas at Dallas

The problem is exacerbated by the need to use the carry-save form for storing the partial remainder. In this form, it isn't easy to tell the sign or the magnitude of the partial remainder. The solution is to make use of a redundant number system for the quotient so that an error in selecting the quotient digit in step i can be tolerated. This error is then corrected in step i+1. The greater the amount of redundancy, the larger the allowable error in each quotient digit. This, in turn, implies that fewer bits of the partial remainder need be examined in selecting each quotient digit. The magnitude of the partial remainder can be estimated from only a few of its (most significant) digits.

14.1.1 SRT With Redundant Quotient

We will develop a form of the SRT algorithm using a redundant digit set for the quotient. At first we will not use a carry-save adder. Therefore we will know the sign of the partial remainder in every iteration. This exercise will enable us to develop the terminology and the diagrams that are used to describe the more complex division algorithms. Later we will extend the study to include the use of a carry-save adder.

In the first algorithm the quotient digits will be selected from $q_{-i} \in \{-1,1\}$. The subscripts of q are negative here to reflect the fractional nature of the operands.

One bit of the quotient will be generated on each cycle.

The algorithm repeatedly applies the recurrence relation:

$$s^{(j)} = 2s^{(j-1)} - q_{-j}d$$

where $s^{(0)} = z$. The notation $s^{(k)}$ means $2^k s$.

Note: I have used the notation from the text in this section, but you might want to consider writing $2^k s_k$ in place of $s^{(k)}$. The latter does not make it clear that the k^{th} iteration of s is implied.

Figure 1 shows how the digits are selected according to the value of the old partial remainder left shifted one place, $2s^{(j-1)}$. At the left-hand end of the graph $2s^{(j-1)}=-2d$, and at the right-hand end, its value is +2d. For values of $2s^{(j-1)}$ in the range [-2d,0) the quotient digit value selected is $q_{-j}=-1$. The value $q_{-j}=+1$ is chosen for $2s^{(j-1)}$ in the range [0,2d]. The large dot at $2s^{(j-1)}=0$ indicates that $q_{-j}=+1$. The vertical axis of the graph shows the value of the corresponding new partial remainder, $s^{(j)}$. Its value is within the range [-d,+d).




Figure 1: Quotient Digit Selection Graph

For $2s^{(j-1)} \ge 0$ d is subtracted from $2s^{(j-1)}$ and for $2s^{(j-1)} < 0$ d is added to $2s^{(j-1)}$. Each iteration diminishes the magnitude of the partial remainder.

We will not develop this algorithm further but, instead, move on to a version of SRT. The essential development comes from extending the quotient digit set to $q_{-i} \in \{-1,0,1\}$. The three values correspond to the addition of d, do nothing, and the subtraction of d respectively. The do nothing steps correspond to shifting over 0s. Figure 2 shows the corresponding diagram for quotient digit selection.




Figure 2: Quotient Digit Selection Graph for $q_{-j} \in \{-1, 0, 1\}$

Next, we insist that the partial remainder remain normalized within [-1/2, 1/2). This step is just to develop a technique that we will need later. The initial setup is as follows:

 $1/2 \le d < 1$ positive normalized fraction.

 $s \in [-1/2, 1/2)$ the partial remainder will be kept in this range.

In limiting the partial remainder, however, an extra bit will be needed at the right hand end of the partial remainder register, u,v. This is because a one-bit right shift of the dividend z might be necessary to achieve the initial normalization. Consider, for example, the problem $010\ 111_2 \div 111_2$, $23 \div 7$ in a 6-bit 2's complement system. The binary point is presumed to be just to the right of the sign bit, so the initial setup would be, $s^{(0)} = 0.010111$, d = 111000. s has been extended to 7 bits, including the sign, to preserve all its bits.

Here is how the partial remainder is kept in range and how the quotient digits are selected:

$$if(2s^{(j-1)} < -1/2)$$

$$q_{-1} = -1$$
else $if(2s^{(j-1)} \ge 1/2)$

$$q_{-1} = +1$$
else $q_{-1} = 0$

The comparisons are simple and are implemented by examining the two most significant digits of the partial remainder, $2s^{(j-1)} \ge 1/2$ corresponds to $\overline{u_0}u_{-1} = 1$ and $2s^{(j-1)} < -1/2$ corresponds to $u_0\overline{u_{-1}} = 1$.

Note that previously, when $s \in [-d, d)$, the comparisons were even simpler. We just used the sign of $s^{(j)}$ to determine the next quotient digit.

Figure 3 shows the corresponding quotient digit selection diagram.




Figure 3: Quotient Digit Selection Graph for SRT

The part of the diagram within the inner rectangle applies to this algorithm. This rectangle corresponds to $2s^{(j-1)} \in [-1,1)$. The corresponding values of the new partial remainder are $s^{(j)} \in [-1/2,1/2)$. The three values of the quotient digit are represented by the three diagonal lines. Here is the example from the text, $69 \div 10$:

```
0.0100\ 0101\ z is in [-1/2,1/2), no normalization
  0.1010
                d is in [1/2,1), no normalization, subtract
  0.0100 \ 0101 \ \text{s}^{(0)}, left shift
  0.1000\ 1010\ 2s^{(0)}>1/2 so q_{-}\{-1\}=1, subtract
- 0.1010
  1.1110 101 s<sup>(1)</sup>
  1.1101 01 s^{2} = 2s^{1} in [-1/2, 1/2) so q_{2} = 0
  1.1010 1 2s^{(2)}=2s^{(1)}<-1/2 so q_{-3}=-1, add
+ 0.1010
  0.0100 \ 1 \ s^{3}
                2s^{(3)} > 1/2, so q_{-4} = 1, subtract
  0.1001
- 0.1010
  _____
  1.1111
                s^(4) negative so add back
+ 0.1010
                s^{(4)}=final remainder, q = 1 \quad 0 \quad -1 \quad 1
  0.1001
```

The final quotient is 7, but we must subtract 1 because of the correction step.

On the fly (bit serial) conversion from BSD to binary is simple to implement and saves the need for a final subtraction to convert from BSD to 2's complement binary. Study this for your self.

14.2 Using Carry Save Adders

Now we make use of the redundancy in the quotient. First, we return to the form of the partial remainder where, $s^{(j)} \in [-d, d)$. The choice of q_{-j} is made as shown in Figure 4.




Figure 4: Quotient Digit Selection Graph with choice for $q_{-1} \in \{-1,0,1\}$

The two overlap regions allow choices for the next quotient digit from $\{-1,0\}$ and from $\{0,1\}$. The algorithm we shall develop uses two constants, $2q^{(j-1)} = -1/2$ and $2q^{(j-1)} = 0$ to define the boundaries between the choices, as indicated on the diagram. There are therefore three ranges for $2q^{(j-1)}$, equal to [-2d, -1/2), [-1/2, 0), and [0, 2d), corresponding to choices of q_{-j} equal to -1, 0, and 1 respectively.

If the partial remainder is kept in carry-save form such that its true value can only be found by adding two registers, it is impossible to select the correct quotient digit in a non-redundant system without performing that add. The redundancy in the quotient number system does, however, allow a correct choice to be made by inspecting the sum of only the most significant 4 bits of the two registers holding the partial remainder. If those two registers hold $u = (u_1u_0u_{-1}\cdots)$ and $w = (w_1w_0w_{-1}\cdots)$ for the sum and carry components of the partial remainder, each of them is in the range [-2d, 2d).

Then the following technique is used to select the quotient digit.

$$t=u_{[-2,1]}+w_{[-2,1]} \quad \text{Add most significant 4 bits}$$
 if $(t<-1/2)$
$$q_{-j}=-1$$
 else if $(t>=0)$
$$q_{-j}=+1$$
 else
$$q_{-j}=0$$

The value of t can be compared with the constants -1/2 and 0 using only three bits, t_1 , t_0 , and t_{-1} .

Consider the effect of this truncation:

$s^{(j-1)}$		$t_{[-1,1]}$	
Actual Value	Fraction	Truncated Value	Fraction
00.1111'	1 - ulp	00.1	1/2
00.1000'	1/2	00.1	1/2
00.0000'	0	00.0	0
11.1111'	-ulp	11.1	-1/2
11.0111'	-1/2 - ulp	11.0	-1
11.0000'	-1	11.0	-1

In the table, some extreme examples have been given in which the maximum loss of 1s or 0s occurs during truncation. We see that the effect of truncation is to reduce the value by subtracting at most 1/2.

$s^{(j-1)}$	[-1, -1/2)	[-1/2, 0)	[0, 1/2)	[1/2, 1)
$t_{[-1,1]}$	-1	-1/2	0	1/2




Figure 5: Effect of Truncation, $s^{(j-1)} \to t$

If t < -1/2, the true value of $s^{(j-1)}$ must be less than 0.

Similarly, if t < 0, then $s^{(j-1)} < 1/2$ and, since d is normalized, $1/2 \le d$.

The three actual ranges of $s^{(j-1)}$ corresponding to the three ranges of $t_{[-1,1]}$ are as follows:

$t_{[-1,1]}$	[-2d, -1/2)	[-1/2, 0)	[0, 2d)
$s^{(j-1)}$	[-2d, 0)	[-1/2, 1/2)	[0, 2d)
q_{-j}	-1	0	1

Looking back at Figure 4 we see that these three ranges enable acceptable values of q_{-j} equal to -1, 0 and +1 respectively.

The design requires a 4-bit adder to generate t, together with logic to compare three of bits of t with constants -1/2 and 0. Alternatively the 8-bits to be added (4 from each of v and w) can be used as an address into a 256 entry ROM table that contains the corresponding values to q_{-j} . Only 2 bits would be needed for each entry.

As always, memory can be replaced by combinational logic. A 2-level AND-OR network PLA could be used to replace the ROM.

Here is a (long) example, $1627 \div 35$ in a k = 6 bit system.

The true sums are given in the comments for comparison with the values of t used in the arithmetic.

In the example, "DN" means "do nothing".

```
00.011001 \ 011011 \ s < d, no normalization
 00.100011
                     d*2^6 > 1/2, no normalization
  11.011101
                     -d*2^6
  00.110010 11011
                     2s > = 0 so q_{-1} = 1, subtract
+ 11.011101
                     -d
  11.101111
                     sum,
                             true_sum = 00.001111 11011
  00.100000
                     carry
  11.011111 1011
                            2true_sum = 00.011111 1011
                     2sum
  01.000000
                     2carry
                     t=00.01, t_{-1,1}=00.0, q_{-2}=1, SUBT
+ 11.011101
                     -d
 01.000010
                     sum,
                             true_sum = 11.111100 1011
  10.111010
                     carry
  10.000101 011
                            2true_sum = 11.111001 011
                     2sum,
  01.110100
                     2carry
                     t=11.11, t_{-1,1}=11.1=-1/2, q_{-3}=0, DN
```

```
00.001010 11
                      2sum, 2true_sum = 11.110010 11
  11.101000
                      2carry
                      t=11.10, t_{-1,1}=11.1=-1/2, q_{-4}=0, DN
  00.010101 1
                      2sum, 2true_sum = 11.100101 1
  11.010000
                      2carry
                      t=11.10, t_{-1,1}=11.1=-1/2, q_{-5}=0, DN
  00.101011
                      2sum, 2true_sum = 11.001011
  10.100000
                     2carry
                      t=11.00, t_{-1,1}=11.0=-1, q_{-6}=-1, ADD
+ 00.100011
                      d
  10.101000
                      SIIM
 01.000110
                      remainder is <0 so add back, reduce q by 1
+ 00.100011
                      d
                     q = (1 \ 1 \ 0 \ 0 \ 0 \ -1) \ -1 = 46, remainder = 17
  00.010001
```

14.3 p-d Plot

The p-d plot is used extensively to reason about quotient digit selection in high-radix dividers. It is a graph with y-axis equal to the shifted partial remainder and x-axis equal to the divisor value. See Figure 6. In the figure, $p = 2s^{(j-1)}$ is the shifted partial remainder. Its range is [-2d, d). Values of d extend from 1/2 to 1 along the x-axis. The upper and lower sloping lines mark the upper and lower limits of the feasible region since -2d > p < 2d.

When d is almost 1.0, we see that, for the overlap region, the redundancy enables choices for the next quotient digit q_{-j} . For $-2d , <math>q_{-j} = -1$, for $-d \le p < 0$, $q_{-j} \in [-1,0]$, are valid choices, for $0 \le p < d$, $q_{-j} \in [0,1]$, are valid choices, and for $d \le p < 2d$, $q_{-j} = 1$.

The two bold horizontal lines show the actual choice boundaries decided in the previous section. For the region between -d and +d, $q_{-j}=0$ is a valid choice.




Figure 6: A p-d Plot corresponding to Figure 4

A maximum error of 1/2 is introduced by truncation. Since the decision point of t = -1/2, as depicted by the lower bold line, remains above the sloping line for p = -d, no error is made by selecting $q_{-j} = 0$ for any point within the region between the two bold lines. Similar arguments apply to the other two regions.

Note that the asymmetric nature of the boundary lines (at -1/2 and 0) reflects the asymmetry in the truncation process (towards $-\infty$).

In this example, horizontal lines were used for the boundaries between the regions of choice. Therefore the selection of the quotient digit is independent of the value of d. This is not always the case. In Radix-4 division the next quotient digit is selected by examining a few bits of both p and d and the boundary lines between the regions of choice become stepped.

14.4 Radix 4 Division

Figure 7 shows the way that the next quotient digit is selected, based on the old partial remainder left shifted 2 places, $4s^{(j-1)}$. Here, $q_{-j} \in [-3,3]$. For all but the end regions there are two possible choices for the next quotient digit.




Figure 7: Quotient Digit Selection Graph for Radix-4 Division

The p-d plot is shown in Figure 8.




Figure 8: p-d plot for Radix-4 Division with $q_{-1} \in [-3, 3]$

This diagram is drawn with the assumption that there is no error in the value of t. The selection of the quotient digit depends on both p and d. Just one bit of d is needed, d_{-2} , to tell if d is in [1/2, 3/4) or in [3/4, 1). If an approximation to p then the boundary lines must be redrawn to accommodate the largest possible error in t. This design requires us to add $\pm 3d$ to the shifted partial remainder when the quotient digit is ± 3 . One solution is to pre-compute 3d and keep it in an extra register. Another is to limit the quotient digits to [-2, 2]. This option is explored next.

The range of the partial remainder must be restricted so that we can safely choose $q_{-1} \in [-2,2]$. Let $s^{(j-1)} \in [-hd,hd)$ for h < 1. Then $4s^{(j-1)} \in [-4hd,4hd)$. In each iteration we will add $0, \pm d$, or $\pm 2d$. In the worst case we add $\pm 2d$. When 4hd > 0 we subtract, giving $4hd - 2d \le hd$, or $h \le 2/3$. We choose h = 2/3. An initial shift may be necessary so that $z \in [-2d/3, -2d/3)$, together with a corresponding adjustment to the final remainder.

The resulting quotient digit selection diagram is shown in Figure 9. Values of $q_{-j} = \pm 3$ are not used.




Figure 9: Quotient Digit Selection for Radix-4 Division where $q_{-j} \in [-2, 2]$

The resulting p-d plot is shown in Figure 10. At the right-hand end, when d=1, we see the diagonal boundary lines pass through the points, p=8d/3, 5d/3, 4d/3, 2d/3, d/3. These points come from the quotient digit selection diagram and mark the ends of the regions for each valid quotient digit. As before, the regions overlap, but the overlap regions are narrower than in Figure 8. The bold boundary lines become more stepped to accommodate these new regions. Note that these boundaries do not allow for any error in the values of p and d. Without further adjustment to allow for these errors, a carry-completion addition would be needed for calculating the new partial remainder on each iteration.




Figure 10: p-d plot for Radix-4 Division with $q_{-1} \in [-2, 2]$

14.4.1 Allowing for approximations in p and d

As mentioned above, the boundary lines on the p-d plot of Figure 10 assume that values of p and d are not truncated. This assumption is not practical since the next quotient digit will be generated by ROM table lookup and its size would be prohibitive if all the bits in p and d were used as the address. Also, if truncation is not used, carry completion addition must take place on every iteration of the divide algorithm, which would greatly diminish its speed. For these reasons, both p and d are truncated.

The grid lines in Figure 10 represent the effects of truncation in which 4 bits of d, including its sign, and 4 bits of p are used. After truncation, the values of t_p and t_d are represented by the points at the intersections of these grid lines, only 18 points on the quadrant of the p-d plot shown. If both p and p are allowed to be negative, there could be $2 \times 4 + 4 \times 14$ points.

Truncation takes all of the thousands of p-d points within each of the

rectangles formed by these grid lines and transforms them into the single point at the lower-left corner of that rectangle, as illustrated in Figure 11.




Figure 11: Effect of Truncation of Points Within One Rectangle of p-d Plot

One question remains. How do we determine the granularity of the truncation: how many bits are needed in the addition of the sum and carry components of p, and how many bits of d are needed?

The answer is that we have enough bits when each of the rectangles lies completely within one of the valid choice regions for the next quotient digit. All of the points within the rectangle depicted in Figure 11 are covered by the value of $q_{-i} = 1$.

Figure 12 shows that all but three of the rectangles is completely covered by one of the valid selection regions for q_{-j} . Squares are used to denote values of (t_p, t_d) that lead to $q_{-j} = 2$, circles for $q_{-j} = 1$, and triangles for $q_{-j} = 0$. It appears from the diagram that at least one more bit from p is needed to resolve the three remaining rectangles.




Figure 12: Selection of the quotient digit from truncated values of p and d