## An ARM backend for the stage2 zig compiler

Joachim Schmidt

10th October 2020

@This()

▶ Joachim Schmidt

# @This()

```
Mamf. Zg:1:1: error: Cannot ponounce

Joachim Schmidt
```

# @This()

- ► Joachim Schmidt
- ► Technische Universität Darmstadt

### Overview


Compiler backends and stage2


ARM architecture

Live demo on a Raspberry Pi

Q & A

What is a compiler? Description of Generalizar ompiler. Pescription of Or haviour






## Compiling Hello World in zig



## Where did the zig compiler come from?







Bootstrapping














## **Backends**





## Backends








## **Backends**






## von Neumann architecture



### von Neumann architecture



## **CISC**

```
export fn foo() u32 {
    var x: u32 = 42;
    var y: u32 = 23;
    return x + y;
}

mov dword ptr [rbp - 8], 42
dword ptr [rbp - 12], 23
eax, dword ptr [rbp - 8]
eax, dword ptr [rbp - 8]
...
```

https://zig.godbolt.org/z/qoMfEK

#### **RISC**

```
r0, #42
                     movw
export fn foo() u32 {
                    str
                           r0, [sp, #8]
   var x: u32 = 42;
                           r0, #23
                     movw
   var y: u32 = 23; str
                           r0, [sp, #4]
               ldr
   return x + y;
                           r0, [sp, #8]
                     ldr
                           r1, [sp, #4]
                     adds r0, r0, r1
```

https://zig.godbolt.org/z/Mee9ro

### ARM instruction set

▶ Data Processing add r0, r1, #2

### ARM instruction set

- ▶ Data Processing add r0, r1, #2
- ► Memory

  ldr r0, [sp, #4]

### ARM instruction set

- ▶ Data Processing add r0, r1, #2
- ► Memory

  ldr r0, [sp, #4]
- ► Branching
  b label
  bx lr

#### A brief look at the add instruction

add r0, r1, #2

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 9 1 9 1 1111 0 0 1 0 0 1 0 0 S Rn Rd imm12
```

ADD (S == 0 && Rn != 11x1)

ADD{<c>}{<q>} {<Rd>,} <Rn>, #<const>

Figure: Encoding of add; Source: [2]

#### Condition codes

```
export fn isAnswer(x: u32) u32 {
    return if (x == 42) 32
    else 12;
}

mov r1, #12
cmp r0, #42
movweq r1, #32
mov r0, r1
bx lr
```

https://zig.godbolt.org/z/q5rP8e

## Live demo



Figure: Source: [1]

## Q & A

- ► GitHub: https://github.com/joachimschmidt557
- ▶ Discord: joachim.schmidt557#6869
- ► Matrix: @joachimschmidt557:matrix.org

#### References

- https://www.flickr.com/photos/rexroof/3802694376/

https://static.docs.arm.com/ddi0597/h/ISA\_AArch32\_xml\_v86A-2020-06.pdf