

DMCS

Computer Aided Design of Electronic Circuits


REPORT 1

EXERCISE 1 – RC CIRCUIT

Joanna Klinkiewicz


190097

IFE, TCS 2016



Plot 1. Circuit scheme.

DC ANALYSIS




Plot 2. V_{out} as a function of V_{in} .

Voltage gain was determined graphically from the plot using cursors.

$$V_{\text{gain}} = V_{\text{out}} / V_{\text{in}}$$

$$V_{\text{gain}} = 99.999\text{m} \text{ therefore } V_{\text{gain}} = 0.1$$

AC ANALYSIS



Plot 3. Ac magnitude analysis for both $C_s=0.1$ pF and $C_s=10$ pF.

Capacitance C_s has an impact on magnitude analysis. The biggest C_s , the smallest cutoff frequency.

The decrease of the signal voltage to its halt value is at the -3dB and thus it specifies cutoff frequency F_{cut} that is:


$$0.707 \cdot 100\text{mV} = 70.7\text{mV}$$

$$F_{\text{cut}} = 18 \text{ kHz for circuit with } C_s = 0.1\text{pF}$$

$$0.707 \cdot 500\text{mV} = 353.3\text{mV}$$

$$F_{\text{cut}} = 8.4 \text{ kHz for circuit with } C_s = 10\text{pF}$$

PROJECT I



Plot 4.Flat characteristics of V_{out} vs. time.

Depending on C_s value the circuit characteristic might change from low pass to high pass filter. Having exact value of C_s , the characteristic will be flat.

$C_s \cdot R_s = C_o \cdot R_o$, therefore $C_s = C_o \cdot R_o / R_s$

$C_s = 10\text{pF} \cdot 1\text{M}\Omega / 9\text{M}\Omega$

$C_s = 1,1\text{pF}$

Having $C_s = 1,1\text{pF}$ the characteristic will be flat.

PROJECT II


In order to get the division ratio 1:50 one need to calculate:

$C_s \cdot R_s = C_o \cdot R_o$, where from the ratio we know that $R_s = 49\text{M}\Omega$

$C_s = C_o \cdot R_o / R_s$

$C_s = 10\text{pF} \cdot 1\text{M}\Omega / 49\text{M}\Omega$

Optimal values: $C_s = 0,2\text{pF}$ and $R_s = 49\text{M}\Omega$



Plot 4. Characteristics of V_{out} vs. time for $C_s=0,2$ pF.