Lab 1 Practice: Gate-Level Designs

You do NOT need to submit this practice

Objective

- 1. Getting familiar with basic Verilog gate-level modeling for combinational/sequential circuits.
- 2. Practicing modular and hierarchical design in Verilog.

Prerequisites

Concept	Video Lectures	Note
Basic Verilog coding & structural modeling	CT Verilog Series 00~03	
Module instantiation &	CT Verilog Series 06	You may skip the Dataflow and
hierarchical design	(22:36~28:25)	Behavioral parts for this practice.

Action Items

1 practice 1.v

Design a 3-input exclusive-or (XOR) gate using **gate-level** modeling. The **practice_1.v** file is divided into two parts:

- (i) Implement a 1-bit XOR gate by primitive gates.
- (ii) Implement a 3-input XOR gate by instantiating the 1-bit XOR module created in (i).

Truth Table

Inputs			Outputs
Α	В	С	$Q = A \oplus B \oplus C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

a. IO list:

Signal Name	Definition
а	Input
b	Input
С	Input
out	Output

- b. Note that only basic gates (e.g., AND, OR, NAND, NOR, NOT) are permitted, XOR and XNOR gates are not allowed in practice 1.v.
- c. You must use the following I/O definition for your design. Remember to remove the blue-colored comments.

```
`timescale 1ns/100ps
module practice 1 (
  input wire a,
 input wire b,
 input wire c,
 input wire out
);
   // Write your code here
endmodule
module xor_gate (
  input wire a,
 input wire b,
 input wire y
);
   // Write your code here
endmodule
```

2 practice_1_t.v

Complete the testbench **practice_1_t.v** to verify your design. Check the TODO hints in the template code carefully. For incorrect results, you may see error messages like this:

```
Error: a=X, b=X, y=X
Correct answer should be X
```

or

Error: a=X, b=X, c=X, out=X Correct answer should be X

where X is the corresponding data bit.

3 practice_2.v

Write a Verilog module that models a gated D latch using gate-level description only.


a. IO List:

Signal Name	Definition	
G	Gate input.	
D	Data input.	
Р	Output.	
Pn	Complementary output.	


b. Implementation Detail:

Recall from your Logic Design course that a gated D latch is a sequential circuit that samples and stores the value of the data input **D** when the Gate input **G** is set to 1. Specifically, when **G** is 1, the gated D latch samples the value of **D** and outputs it through **P**. When **G** is 0, the gated D latch preserves its last sampled value at **P** until the gate **G** is set to 1 again. Additionally, the gated D latch also outputs **Pn**, which is the inverse of **P**.

For example, in the following timing diagram we can see that when **G** is set to 1, the output **P** simply follows the data input **D**. When **G** is later set to 0, the output **P** remains its last sampled value, which is 1.



You may come up with your own design, or you may follow the block diagram below to implement a gated D latch.



c. You must use the following I/O definition for your design. Remember to remove the blue-colored comments.


```
`timescale 1ns/100ps
module practice_2 (
   input wire G,
   input wire D,
   output wire P,
   output wire Pn
);
   // Write your code here
endmodule
```

4 practice 2 t.v

Complete the testbench **practice_2_t.v** to verify your design. Check the TODO hints in the template code carefully. For incorrect results, you may see error messages like this:

In this error message, for example, one of the errors can be spotted on the 2^{nd} column: when G is 1 and D is 0 on the 2^{nd} column, the correct output P should be 0 instead of x.

If you think the error message is too hard to read, you may also use the waveform viewer in Vivado. For the error message example above, you will see the following waveform.



Attention


- You are only allowed to use Gate-level modeling, Dataflow modeling and Behavioral modeling are NOT permitted in this lab.
- ➤ DO NOT copy-and-paste code segments from the PDF materials to compose your design. It may also paste invisible non-ASCII characters, leading to hard-to-debug syntax errors.
- You may also add a **\$monitor** in the testbench to show all the inputs and outputs during the simulation.
- Please note that this practice is highly associated with lab1.

Appendix

We can add two or more testbenches in one single project, e.g., lab1_1_t and lab1_2_t, in the following example. Different testbench can provide various test patterns, or even integrate different design modules to test. In this example, lab1_1_t.v is used to test lab1_1.v; lab1_2_t.v is used to test lab1_1.v.


```
Design Sources (1)
Iab1_2 (lab1_2.v) (1)
□ lab1_1_inst : lab1_1 (lab1_1.v)
Constraints
Simulation Sources (3)
□ sim_1 (3)
□ lab1_1_t (lab1_1_t.v) (1)
□ lab1_2_t (lab1_2_t.v) (1)
```

Right click with the mouse on the testbench and select "Set as Top" to activate it. In the following example, we activate the lab1_2_t.v and run the corresponding simulation. (Note: if the two testbenches use the identical top module name, you may need to "Disable File" first in order to activate the other one).




Follow these steps to increase your simulation runtime if you need to.


1. Click Tools at the top of Vivado and select settings.



2. Select Simulation.



3. Change runtime to 10000ns or a larger value.



4. Remember to click Apply.

