


## Tiresias Hearing Device Prototype - Hardware Documentation





Engineer: João Victor Colombari Carlet




### Stack-Up and Impedance

#### Transmission Line Structure Table

| Impe | edance Id | Transmission Line                     | Target Impedance | Calculated Impedance | Trace layer  | Wide Trace Width | Narrow Trace Width | Reference layers | Substack          | Clearance | Target Tolerance |  |
|------|-----------|---------------------------------------|------------------|----------------------|--------------|------------------|--------------------|------------------|-------------------|-----------|------------------|--|
| 1    |           | Coated Coplanar Waveguide With Ground | 50               | 49.99                | Top Layer    | 0.55mm           | 0.55mm             | Int4 (GND)       | Board Layer Stack | 0.13mm    | 10%              |  |
| 2    |           | Coated Coplanar Waveguide With Ground | 50               | 49.99                | Bottom Layer | 0.55mm           | 0.55mm             | Int1 (GND)       | Board Layer Stack | 0.13mm    | 10%              |  |


Gerber

#### Layer Stack Legend



Total thickness: 1.61mm

Material



#### **Drills** Drill Drawing View (Scale 4:1) Hole Size Plated Hole Tolerance 0.10mm Plated 0.25mm Plated MM 1.02mm Non-Plated 3.00mm Plated $\bowtie$ M M $\bowtie$ $\bowtie$ ¤ M M Ħ $\bowtie$ xxH $\mathbf{z}_{\mathbf{z}}$ $\bowtie$ M M M MMM \$\$ ${\rm Tr}_{\rm pr} = {\rm Tr}_{\rm pr}$ Ħ $\bowtie$ DIN NIN M M $\bowtie_{\bowtie} \bowtie$ M N N N x\$\$ $\bowtie$ Ħ M X $\bowtie$ HILLIAM MILLIAM $\bowtie$ M $\nabla$

Drill Table
Symbol Count


802

828 Total

22

### **Assembly Top** View from Top side (Scale 4:1) (FP25) (FP21) C38 B1 B2 U5 C52 C32 37.00mm 25.00mm X2 IC1 C14 L4 C7 C5 R11 D29 316 C20 C10 LD3 C18 C3 LD2 Q3 C36] C35] LD5 2.76mm

# **Assembly Bottom**



2 4

## Metamaterials Group: Microwaves and Optics

**Tiresias Hearing Device Prototype** 

Sheet 1: Cover

Sheet 3: MCU


Sheet 4: Audio Codec

Sheet 5: PMIC

Sheet 6: Miscellaneous

- Power Signals
   Analog Signals
   Serial Communication
   RF
  - X The No ERC object is a design directive.
    This directive is placed on a node in the circuit to suppress reported warnings and/or error violation conditions that are detected when the schematic project is compiled.
  - The DIFFPAIR object is a design directive.
    This directive is placed on a differential pair so that they are routed accordingly.

These are fiducial marks



| Title: Tiresia                                                                  | s Cover Lette      | r           |   | GMETA                                           | Metagroup Metagroup    |  |  |  |  |  |
|---------------------------------------------------------------------------------|--------------------|-------------|---|-------------------------------------------------|------------------------|--|--|--|--|--|
| Drawn By: João                                                                  | Victor Colombari ( | Carlet      |   | EESC - USP<br>400, Trabalhador São-Carlense Av. |                        |  |  |  |  |  |
| Size: A3                                                                        | Number: *          | Revision:() |   | 13566-590, São Carlos<br>São Paulo, Brazil      |                        |  |  |  |  |  |
| Date: 07/02/2025                                                                | Time: 12:36:38     | Sheet 1 of  | 5 | Website: http://www.sel.eesc.usp.br/            | /jcarmo/metamaterials/ |  |  |  |  |  |
| File: C:\Users\Public\Documents\Altium\Tiresias_HW\Tiresias_Cover_letter.SchDoc |                    |             |   |                                                 |                        |  |  |  |  |  |

2 3

