2 4

Metamaterials Group: Microwaves and Optics

Tiresias Hearing Device Prototype

Sheet 1: Cover

Sheet 3: MCU


Sheet 4: Audio Codec

Sheet 5: PMIC

Sheet 6: Miscellaneous


- Power Signals
 Analog Signals
 Serial Communication
 RF
 - The No ERC object is a design directive.
 This directive is placed on a node in the circuit to suppress reported warnings and/or error violation conditions that are detected when the schematic project is compiled.
 - The DIFFPAIR object is a design directive.
 This directive is placed on a differential pair so that they are routed accordingly.

These are fiducial marks



Title: Tiresias Cover Letter			GMETA	Metagroup Metagroup				
Drawn By: João Victor Colombari Carlet			EESC - USP 400, Trabalhador São-Carlense Av.					
Size: A3	Number: *	Revision:()	13566-590, São Carlos São Paulo, Brazil	THE THE ECONOMIS				
Date: 13/02/2025	Time: 15:18:43	Sheet 1 of 5	Website: http://www.sel.eesc.usp.br/	bsite: http://www.sel.eesc.usp.br/jcarmo/metamaterials/				
File: C:\Users\Public\Documents\Altium\Tiresias_HW\Tiresias_Cover_letter.SchDoc								

2 3



3

1

Sheet 2 of 5


File: C:\Users\Public\Documents\Altium\Tiresias_HW\Tiresias_MCU.SchDoc


Date: 13/02/2025 Time: 15:18:43


São Paulo, Brazil

Website: http://www.sel.eesc.usp.br/jcarmo/metamaterials/


4









Tiresias Hearing Device Prototype - Hardware Documentation





Engineer: João Victor Colombari Carlet




Stack-Up and Impedance

Transmission Line Structure Table

Layer Stack Legend

Imped	dance Id	Transmission Line	Target Impedance	Calculated Impedance	Trace layer	Wide Trace Width	Narrow Trace Width	Reference layers	Substack	Clearance	Target Tolerance
1		Coated Coplanar Waveguide With Ground	50	49.99	Top Layer	0.55mm	0.55mm	Int4 (GND)	Board Layer Stack	0.13mm	10%
2		Coated Coplanar Waveguide With Ground	50	49.99	Bottom Layer	0.55mm	0.55mm	Int1 (GND)	Board Layer Stack	0.13mm	10%

Material	Layer	Thickness	Dielectric Material			Weight		Dk
	Top Overlay			Legend	GTO	0.125oz		
	laterial Top Solder	0.03mm	SM-002	Solder Mask	GTS	0.125oz	0,03	, 4
Nickel, Go	old Top Surface Finish	0.00mm		Surface Finish				
CF-004	Top Layer	0.04mm		Signal	GTL	1oz		
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
CF-004	Int1 (GND)	0.04mm		Signal	G1	1oz		
Core		0.46mm	Core-035	Dielectric		0.125oz	0,02	4,7
CF-004	Int2 (PWR)	0.04mm		Signal	G2	1oz		
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
CF-004	Int3 (SIG)	0.04mm		Signal	G3	1oz		
Core		0.46mm	Core-035	Dielectric		0.125oz	0,02	4,7
CF-004	Int4 (GND)	0.04mm		Signal	G4	1oz		
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
Prepreg		0.07mm	PP-006	Dielectric		0.125oz	0,02	4,1
CF-004	Bottom Layer	0.04mm		Signal	GBL	1oz		
Nickel, Go	old Bottom Surface Finish	0.00mm		Surface Finish				
Surface N	laterial Bottom Solder	0.03mm	SM-002	Solder Mask	GBS	0.125oz	0,03	4
	Bottom Overlay			Legend	GBO	0.125oz		



Drills Drill Drawing View (Scale 4:1) **Drill Table** Symbol Count Hole Size Plated Hole Tolerance 816 0.10mm Plated 22 0.25mm Plated MM 1.02mm Non-Plated 3.00mm Plated \bowtie MM \bowtie 842 Total \bowtie ¤ M M Ħ X xxH M $\mathbf{z}_{\mathbf{z}}$ \bowtie M M M MMM \$\$ ${\rm Tr}_{\rm pr} = {\rm Tr}_{\rm pr}$ Ħ \bowtie DIN NIN 四四日四日 M M $\bowtie_{\bowtie} \bowtie$ M N N N x\$\$ \bowtie Ħ M X \bowtie HILLIAM MINIM \bowtie M ∇

Assembly Top View from Top side (Scale 4:1) (FP25) (FP21) C38 В1 B2 U5 E (L) SBB (SBB) (SBB) <u>C32</u> 37.00mm (FP41) 25.00mm X2 IC1 C14 L4 C7 C5 (FP40) R1 C28 C16 C20 TP16 C10 LD3 C18 C3 LD2 Q3 C36] C35] LD5 Α1 2.76mm

Assembly Bottom

