

# Nibble Shift Register



## General Description

The Nibble Shift Register (*NSR*) accepts four lines of input data (*d0:3*), that are stored and shifted into a nibble shift register on every rising edge of the *clk* signal. The Least Significant Bits (*LSB*) outputs of the shift register are connected to the 4 output pins *q0:3*, and the Most Significant Bits (*MSB*) are connected to the 4 output pins *q4:7*.

## PIN Description

clk	1 •	24	Vcc
d0	2	23	q0
d1	3	22	q1
d2	4	21	q2
d3	5	20	q3
nc	6	19	q4
nc	7	18	q5
nc	8	17	q6
nc	9	16	q7
nc	10	15	nc
nc	11	14	nc
Gnd	12	13	nc

## Logic Diagram



**ISEL**

**ADEETC**  
Área Departamental de  
Engenharia Electrónica e  
de Telecomunicações e  
de Computadores

**NSR**