Π-Ware: An Embedded Hardware Description Language using Dependent Types

Author: João Paulo Pizani Flor

<joaopizani@uu.nl>

Supervisor: Wouter Swierstra

<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences
Utrecht University

Tuesday 26th August, 2014

Introduction

Research Question

DTP / Agda

Big picture Agda

Syntax

Semantics Proofs

Conclusions



Table of Contents

Introduction

Research Question

DTP / Agda Big picture Agda

Π-Ware

Syntax Semantics Proofs

Conclusions

Limitations
Future work

Introduction

Research Question

DTP / Agda

Agda

I-Ware

Syntax Semantics

Conclusions

Future work

Universiteit Utrecht

What is Π-Ware

▶ Π-Ware är en...

Introduction

Research Question

DTP / Agda

Agda

Π-Ware

Syntax Semantics

Conclusions

Limitations



Hardware Design

Hardware design is hard(er)

- Strict(er) correctness requirements
 - You can't simply update a full-custom chip after production
 - Intel FDIV
 - Expensive verification / validation (up to 50% of development costs)
- ▶ Low-level details (more) important
 - Layout / area
 - Power consumption / fault tolerance

Introduction

Research Question

DTP / Agda

Big picture Agda

Π-Ware

Semantics

Conclusions

Future work

Hardware design is growing

- Moore's law will still apply for some time
 - We can keep packing more transistors into same silice Universiteit Utrecht

 Universiteit Utrecht
- But optimizations in CPUs display diminishing returns

Functional Hardware

Functional Programming

- ► Easier to *reason* about program properties
- ▶ Inherently *parallel* and *stateless* semantics
 - In contrast to imperative programming

Functional Hardware Description

- A functional program describes a circuit
- Several functional Hardware Description Languages (HDLs) during the 1980s
 - For example, μ FP [Sheeran, 1984]
- Later, embedded hardware Domain-Specific Languages (DSLs)
 - For example, Lava (Haskell) [Bjesse et al., 1998]

Introduction

Research Question

DTP / Agda

Π-Ware

Syntax Semantics

Camaluaiana



DTP

Dependently-Typed Programming

Dependently-Typed Programming (DTP) är en programmationstechnik...

Introduction

Research Question

DTP / Agda

Agda

Π-Ware

Syntax Semantics

Conclusions



Question

Research Question

"What are the improvements that DTP can bring to hardware design?"

Introduction

Research Question

DTP / Agda

Agda

Π-Ware

Syntax Semantics

Conclusions

Limitations



Method

Methodology

- Develop a hardware DSL, embedded in a dependently-typed language (Agda)
 - Called Π-Ware
 - allowing simulation, synthesis and verification

Introduction

Research Question

DTP / Agda

Agda

Π-Ware

Syntax Semantics

. . .

Limitations

Universiteit Utrecht

- Types can depend on values
 - Example: data Vec (α : Set) : N → Set where...
 - Compare with Haskell (GADT style):
 data List :: * -> * where...
- ► Types of arguments can depend on *values of previous* arguments
 - Ensure a "safe" domain
 - take : $(m : \mathbb{N}) \to \text{Vec } \alpha \ (m+n) \to \text{Vec } \alpha \ m$

introduction

Question

DTP / Agda

Big picture Agda

Syntax

Semantics Proofs

Conclusions



- ► Type checking requires *evaluation* of functions
 - We want Vec Bool (2 + 2) to unify with Vec Bool 4
- ▶ Consequence: all functions must be total
- ► Termination checker ensures (heuristics)
 - Structurally-decreasing recursion
 - This passes the check:

```
\begin{array}{ll} \mathrm{add} \,:\, \mathbb{N} \to \mathbb{N} \to \mathbb{N} \\ \mathrm{add} \,\, \mathrm{zero} & y = y \\ \mathrm{add} \,\, (\mathrm{suc} \,\, x') & y = \mathrm{suc} \,\, (\mathrm{add} \,\, x' \,\, y) \end{array}
```

· This does not:

```
\begin{array}{ll} \text{silly} \ : \ \mathbb{N} \ \to \ \mathbb{N} \\ \text{silly zero} & = \text{zero} \\ \text{silly (suc } n') \ = \text{silly } \left\lfloor \ n' \ /2 \right\rfloor \end{array}
```

Introduction

Research Question

DTP / Agda

Big picture Agda

Syntax Semantics

Conclusions



Dependent pattern matching can rule out impossible cases

Introduction

Question

DTP / Agda

Big picture Agda

Π-Ware

Syntax Semantics

Conclusions

Future work

Universiteit Utrecht

introduction

Research Question

DTP / Agda

Big picture Agda

Π-Ware

Syntax Semantics

Conclusions

Limitations Future work

▶ Dependent pattern matching can *rule out* impossible cases

• Classic example: safe head function

head : Vec α (suc n) $\rightarrow \alpha$

 $\mathsf{head}\ (x :: xs) = x$

▶ Dependent pattern matching can *rule out* impossible cases

```
• Classic example: safe head function head : Vec \alpha (suc n) \rightarrow \alpha head (x :: xs) = x
```

• The **only** constructor returning $Vec \alpha$ (suc n) is _::_

ntroduction

Question

DTP / Agda
Big picture

Agda

Syntax Semantics

Conclusions



Depedent types as logic

- Programming language / Theorem prover
 - Types as propositions, terms as proofs [Wadler, 2014]
- Example:
 - Given the relation (drawn triangle):

```
data \_ \le \_ : \mathbb{N} \to \mathbb{N} \to \text{Set where}

z \le n : \forall \{n\} \to \text{zero} \le n

s \le s : \forall \{m \ n\} \to m \le n \to \text{suc } m \le \text{suc } n
```

Proposition:

```
twoLEQFour : 2 \le 4
```

Proof:

```
twoLEQFour = s \le s (s \le s z \le n)
s \le s (s \le s (z \le n : 0 \le 4) : 1 \le 4) : 2 \le 4
```

Introduction

Research Question

DTP / Agda
Big picture

Mgda □ Ware

Syntax Semantics Proofs

Conclusions



Agda syntax for Haskell programmers

- ► Liberal identifier lexing (Unicode everywhere)
 - $a \equiv b + c$ is a valid identifer, $a \equiv b + c$ an expression
 - · Actually used in Agda's standard library
 - And in Π-Ware: C, [c], ↓, ↑
- ▶ Mixfix notation
 - $_[_]:=_$ is the vector update function: v [# 3] := true.
 - _[_]:=_ v (# 3) true ⇔ v [# 3] := true
- ▶ Almost nothing built-in
 - $_+_$: $\mathbb{N} \to \mathbb{N} \to \mathbb{N}$ defined in Data.Nat
 - if then else : Bool $\rightarrow \alpha \rightarrow \alpha \rightarrow \alpha$ defined in Data.Bool

introduction

Question

DIP / Ag
Big picture
Agda

Π-Ware

Syntax Semantics

Conclusions



Agda syntax for Haskell programmers

- Implicit arguments
 - Don't have to be passed if Agda can guess it
 - Syntax: ε : $\{\alpha : \mathsf{Set}\} \to \mathsf{Vec} \ \alpha \ \mathsf{zero}$
- ▶ "For all" syntax: $\forall n \iff (n : _)$
 - Where _ means: guess this type (based on other args)
 - Example:
 - $\forall n \rightarrow \text{zero} \leq n$
 - data $\underline{\leq}$: $\mathbb{N} \to \mathbb{N} \to \mathsf{Set}$
- ▶ It's common to combine both:
 - $\forall \{\alpha \ n\} \rightarrow \mathsf{Vec} \ \alpha \ (\mathsf{suc} \ n) \rightarrow \alpha \Longleftrightarrow \{\alpha : _\} \{n : _\} \rightarrow \mathsf{Vec} \ \alpha \ n \rightarrow \alpha$

Introduction

Question

DTP / Agda

Agda

Syntax Semantics

Conclusions



Low-level circuits

- Structural representation
- Untyped but sized

```
data \mathbb{C}': \mathbb{N} \to \mathbb{N} \to \mathsf{Set}
data \mathbb{C}' where
\mathsf{Nil}: \mathbb{C}' zero zero
```

Cata : (2# : Cataa#)

Gate : $(g\# : Gates\#) \rightarrow \mathbb{C}' (|in| g\#) (|out| g\#)$

Plug : $\forall \{i \ o\}$ $\rightarrow (f : \operatorname{Fin} o \rightarrow \operatorname{Fin} i) \rightarrow \mathbb{C}' i \ o$

$$\mathsf{DelayLoop} \,:\, (c \,:\, \mathbb{C}' \,\, (i+l) \,\, (o+l)) \,\, \{\mathsf{comb}' \,\, c\} \,\, \to \,\, \mathbb{C}' \,\, i \,\, o$$

Introduction

Question

DTP / Agda
Big picture

Π-Ware

Syntax Semantics

Conclusions

Limitations



Atoms

- ▶ How to carry values of an Agda type in *one* wire
- ▶ Defined by the Atomic type class in PiWare.Atom

```
record Atomic : Set<sub>1</sub> where field

Atom : Set
```

|Atom|−1 : N

n→atom : Fin (suc |Atom|-1) → Atom atom→n : Atom → Fin (suc |Atom|-1)

inv-left : $\forall i \rightarrow atom \rightarrow n \ (n \rightarrow atom \ i) \equiv i$ inv-right : $\forall a \rightarrow n \rightarrow atom \ (atom \rightarrow n \ a) \equiv a$

```
|Atom| = suc |Atom|-1
Atom# = Fin |Atom|
```

Introduction

Research Question

DTP / Agda Big picture

Π-Ware

Syntax Semantics

Conclusions



Atomic instances

- ▶ Examples of types that can be Atomic
 - Bool, std_logic, other multi-valued logics
 - · Predefined in the library: PiWare.Atom.Bool
- First, define how many atoms we are interested in

$$|B|-1 = 1$$

 $|B| = suc |B|-1$

Friendlier names for the indices (elements of Fin 2)

```
pattern False# = Fz
pattern True# = Fs Fz
```

Introduction

Question

DTP / Agda Big picture

I-VVare

Syntax Semantics

Conclusions



Atomic instance (Bool)

▶ Bijection between $\{n \in \mathbb{N} \mid n < 2\}$ (Fin 2) and Bool

```
n\rightarrow B=\lambda { False# \rightarrow false; True# \rightarrow true } B\rightarrow n=\lambda { false \rightarrow False#; true \rightarrow True# }
```

▶ Proof that $n \rightarrow B$ and $B \rightarrow n$ are inverses

```
inv-left-B = \lambda { False# \rightarrow refl; True# \rightarrow refl; } inv-right-B = \lambda { false \rightarrow refl; true \rightarrow refl }
```

▶ With all pieces at hand, we construct the instance

```
Atomic-B = record { Atom = B

; |Atom|-1 = |B|-1

; n\rightarrow atom = n\rightarrow B

; atom\rightarrow n = B\rightarrow n

; inv-left = inv-left-B

; inv-right = inv-right-B }
```

Introduction

Research Question

DTP / Agda
Big picture

Syntax Semantics

Conclusions

Future work

Universiteit Utrecht

Gates

- Circuits parameterized by collection of fundamental gates
- Examples:
 - {NOT, AND, OR} (BoolTrio)
 - {NAND}
 - · Arithmetic, Crypto, etc.
- ► The definition of what means to be such a collection is in PiWare.Gates.Gates

Introduction

Question

DTP / Agda

Π-Ware

Syntax

Semantics

Conclusions



The Gates type class

```
W: \mathbb{N} \to Set
W = Vec Atom
 record Gates: Set where
   field
        |Gates| : N
        |\mathsf{in}| |\mathsf{out}| : \mathsf{Fin} |\mathsf{Gates}| \to \mathbb{N}
                  : (g : Fin |Gates|)
        spec
                         \rightarrow (W (|in| g) \rightarrow W (|out| g))
    Gates# = Fin |Gates|
```

ntroduction

Question

DTP / Agda

□ \/\/ara

Syntax Semantics

Conclusions



Gates instances

- ► Example: PiWare.Gates.BoolTrio
- ► First, how many gates are there in the library |BoolTrio| = 5
- ▶ Then the friendlier names for the indices

```
pattern FalseConst# = Fz

pattern TrueConst# = Fs Fz

pattern Not# = Fs (Fs Fz)

pattern And# = Fs (Fs (Fs Fz))

pattern Or# = Fs (Fs (Fs (Fs Fz)))
```

Introduction

Question

DTP / Agda

Agda

I-VVare

Syntax Semantics

Conclusions



Gates instance (BoolTrio)

▶ Defining the *interfaces* of the gates

```
|in| FalseConst# = 0
|in| TrueConst# = 0
|in| Not# = 1
|in| And# = 2
|in| Or# = 2
```

|out| = 1

▶ And the specification function for each gate

```
\begin{array}{lll} \operatorname{spec-false} & \_ & = [ \ \operatorname{false} \ ] \\ \operatorname{spec-true} & \_ & = [ \ \operatorname{true} \ ] \\ \operatorname{spec-not} & (x :: \varepsilon) & = [ \ \operatorname{not} x \ ] \\ \operatorname{spec-and} & (x :: y :: \varepsilon) & = [ \ x \land y \ ] \\ \operatorname{spec-or} & (x :: y :: \varepsilon) & = [ \ x \lor y \ ] \end{array}
```

Introduction

Research Question

DTP / Agda Big picture

Π-Ware

Syntax Semantics

Conclusions



Gates instance (BoolTrio)

Mapping each gate index to its respective specification

```
specs-BoolTrio FalseConst# = spec-false
specs-BoolTrio TrueConst# = spec-true
specs-BoolTrio Not# = spec-not
specs-BoolTrio And# = spec-and
specs-BoolTrio Or# = spec-or
```

▶ With all pieces at hand, we construct the instance

Introduction

Research Question

DTP / Agda Big picture

Π-Ware

Syntax Semantics

Conclusions



High-level circuits

- lackbox User is not supposed to describe circuits at low level (\mathbb{C}')
- ► The high level circuit type (C) alloes for typed circuit interfaces
 - The input and output indices are Agda types

```
data \mathbb{C} (\alpha \beta : Set) {i \ j : \mathbb{N}} : Set where

Mk\mathbb{C} : {\{s\alpha : \psi \text{W} \uparrow \alpha \{i\} \}\}} {\{s\beta : \psi \text{W} \uparrow \beta \{j\} \}\}}

\rightarrow \mathbb{C}' \ i \ j \rightarrow \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\}
```

- ► MkC takes:
 - Low level description (ℂ¹)
 - Information on how to synthesize elements of α and β
 - Passed as instance arguments

Introduction

Research Question

DTP / Agda
Big picture

Syntax Semantics

Conclusions



Synthesizable

- ▶ \#W↑ type class (pronounced Synthesizable)
 - Describes how to *synthesize* a given Agda type (α)
 - Two fields: from element of α to a word and back

```
record \Downarrow \mathsf{W} \Uparrow (\alpha : \mathsf{Set}) \{i : \mathbb{N}\} : \mathsf{Set} \ \mathsf{where}
constructor \Downarrow \mathsf{W} \Uparrow [\_,\_]
field
\Downarrow : \alpha \to \mathsf{W} \ i
\Uparrow : \mathsf{W} \ i \to \alpha
```

Introduction

Question

DTP / Agda
Big picture

П \//----

Syntax

Semantics Proofs

Conclusions



₩ instances

- ▶ Any *finite* type can have such an instance
- ▶ Predefined in the library: Bool; x ; ⊎ ; Vec
- Example: instance for products (x)

down $(a, b) = (\Downarrow a) ++ (\Downarrow b)$

$$down (a, b) = (\Downarrow a) ++ (\Downarrow b)$$

up: W $(i + j) \rightarrow (\alpha \times \beta)$ up w with splitAt i w up $.(\downarrow a ++ \downarrow b) \mid \downarrow a, \downarrow b, \text{ refl} = \uparrow \downarrow a, \uparrow \downarrow b$



Synthesizable

▶ Both fields **\$\\$** and **\$\\$** should be inverses of each other

Introduction

Question

DTP / Agda

Agda

Π-Ware

Syntax

Semantics

Conclusions

Limitations

Universiteit Utrecht

Circuit semantics

- ► Synthesis semantics: produce a netlist
 - Tool integration / implement in FPGA or ASIC.
- Simulation semantics: execute a circuit
 - Given circuit model and inputs, calculate outputs
- ▶ Other semantics possible:
 - · Timing analysis, power estimation, etc.
 - This possibility guided Π-Ware's development

Introduction

Research Question

DTP / Agda

٦-Ware

Syntax Semantics

Conclusions



Synthesis semantics

▶ Netlist: digraph with *gates* as nodes and *buses* as edges

 $\mathsf{Nil}:\mathbb{C}\;\mathsf{0}\;\mathsf{0}$

 $i o : \mathbb{N}$ $f : Fin o \rightarrow Fin i$ Plug $f : \mathbb{C} i o$


g#: Gate#

Gate $g# : \mathbb{C}$ (ins g#) (outs g#)

 $c : \mathbb{C} (i+l) (o+l)$ DelayLoop : $\mathbb{C} i o$ (Nil







Introduction

Research Question

DTP / Agda
Big picture

Π-Ware Syntax

Syntax
Semantics
Proofs

Conclusions

Future work


Universiteit Utrecht


Synthesis semantics

 $\begin{array}{c} C_1 : \mathbb{C} \text{ i m} \\ C_2 : \mathbb{C} \text{ m o} \end{array}$ $C_1) C_2 : \mathbb{C} \text{ i o}$

 $\begin{array}{c} C_1 : \mathbb{C} \ i_1 \ 0_1 \\ C_2 : \mathbb{C} \ i_2 \ 0_2 \end{array}$ $C_1 \mid C_2 : \mathbb{C} \ (i_1+i_2) \ (0_1+0_2)$

 $\begin{array}{c} C_1:\mathbb{C} \text{ is 0} \\ C_2:\mathbb{C} \text{ iz 0} \\ \end{array}$ $C_1\mid +^{\perp} C_2:\mathbb{C} \left(1+\left(\text{is} \sqcup \text{ii}_2\right)\right) \text{ 0}$





Introduction

Research Question

DTP / Agda
Big picture
Agda

∏-Ware Syntax Semantics

Conclusions

Future work

Universiteit Utrecht

Synthesis semantics

Missing "pieces":

- ► Adapt Atomic
 - New field: a VHDLTypeDecl
 - Such as: type ident is (elem1, elem2);
 - Enumerations, integers (ranges), records.
 - New field: atomVHDL : Atom# → VHDLExpr
- ▶ Adapt Gates
 - · For each gate, a corresponding VHDLEntity
 - netlist : $(g\#: \mathsf{Gates\#}) \to \mathsf{VHDLEntity} \ (|\mathsf{in}| \ g\#) \ (|\mathsf{out}| \ g\#)$
 - The VHDL entity has the interface of corresponding gate

Introduction

Question

DTP / Agda

1-Ware

Syntax Semantics

Conclusions



Simulation semantics

- ▶ Two levels of abstraction
 - High-level simulation ($[\![_]\!]$) for high-level circuits ($\mathbb C$)
 - Low-level simulation ($[\![\]\!]'$) for low-level circuits (\mathbb{C}')
- Two kinds of simulation
 - Combinational simulation ([_]) for stateless circuits
 - Sequential simulation ([_]*) for stateful circuits
- ▶ High level defined in terms of low level

introduction

Research Question

DTP / Agda Big picture

Syntax

Semantics Proofs

Conclusions



Combinational simulation (excerpt)

```
[\![ ]\!]': \forall \{i \ o\} \rightarrow (c: \mathbb{C}' \ i \ o) \{p: \mathsf{comb}' \ c\} \rightarrow (\mathsf{W} \ i \rightarrow \mathsf{W} \ o)
   [Ni] ]' = const \varepsilon
   [ Gate g# ] ' = spec g#
      [\![ Plug p ]\!]' = plugOutputs p
      [\![ DelayLoop \ c \ ]\!]' \{()\} \ v
[ c_1 \rangle \rangle c_2 \rangle \langle c_2 \rangle \langle c_1 \rangle \langle c_2 \rangle \langle c_
[ ] _{+}'_{-} \{i_{1}\} c_{1} c_{2} ] ' \{p_{1}, p_{2}\} =
                                                 [ [ c_1 ]' \{ p_1 \}, [ c_2 ]' \{ p_2 \} ]' \circ \text{untag } \{ i_1 \}
```

Remarks:

- Proof required that c is combinational
- Gate case uses specification function
- DelayLoop case can be discharged



Semantics



Sequential simulation

- ▶ Inputs and outputs become Streams
 - \mathbb{C}' i $o \Longrightarrow \mathsf{Stream} (\mathsf{W} \ i) \to \mathsf{Stream} (\mathsf{W} \ o)$
 - · Stream: infinite list
- ▶ We can't write a recursive evaluation function over Streams
 - Sum case needs Stream $(\alpha \uplus \beta)$ → Stream α × Stream β
 - What if there are no lefts (or rights)?
- ▶ A stream function is not an accurate model for hardware
 - A function of type (Stream $\alpha \to \text{Stream } \beta$) can "look ahead"
 - For example, tail $(x_0 :: x_1 :: x_2 :: xs) = x_1 :: x_2 :: xs$

Introduction

Question Question

DTP / Agda
Big picture

Syntax Semantics

Conclusions



Causal stream functions

Solution: sequential simulation using causal stream function

Some definitions:

► Causal context: past + present values

$$\Gamma c : (\alpha : Set) \rightarrow Set$$

 $\Gamma c \alpha = \alpha \times List \alpha$

Causal stream function: produces one (current) output

$$_\Rightarrow c_ : (\alpha \ \beta : Set) \to Set$$

 $\alpha \Rightarrow c \ \beta = \Gamma c \ \alpha \to \beta$

Introduction

Research Question

DTP / Agda

Agda

Syntax

Semantics Proofs

Conclusions



Causal sequential simulation

Core sequential simulation function:

$$[\hspace{-0.6em} [\hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} [\hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em} \hspace{-0.6em}] \hspace{-0.6em} \hspace{-0.6emm} \hspace{-0.6emm}$$

- ▶ Nil, Gate and Plug cases use combinational simulation
- ▶ DelayLoop calls a recursive helper (delay)
- ► Example structural case: _\(\right)\'_ (sequence)
 - Context of $[c_1] c$ is context of the whole compound
 - Context of $[\![c_2]\!]$ c is past and present *outputs* of c1

Introduction

Research Question

DTP / Agda
Big picture

Nare
Syntax
Semantics

Conclusions

Future work

Sequential simulation

- ▶ We can then "run" the step-by-step function to produce a whole Stream
 - Idea from "The Essence of Dataflow Programming" [Uustalu and Vene, 2005]

$$\begin{array}{l} \operatorname{runc}' \,:\, (\alpha \Rightarrow \subset \beta) \to (\Gamma \subset \alpha \times \operatorname{Stream} \, \alpha) \to \operatorname{Stream} \, \beta \\ \operatorname{runc}' \, f \,\, ((x^0 \,,\, x^-) \,,\, (x^1 \,::\, x^+)) = \\ f \,\, (x^0 \,,\, x^-) \,::\, \sharp \, \operatorname{runc}' \, f \,\, ((x^1 \,,\, x^0 \,::\, x^-) \,,\, \flat \,\, x^+) \end{array}$$

```
runc : (\alpha \Rightarrow c \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)
runc f(x^0 :: x^+) = \text{runc'} f((x^0, []), \flat x^+)
```

Obtaining the stream-based simulation function:

$$[\![_]\!]*': \forall \{i \ o\} \rightarrow \mathbb{C}' \ i \ o \rightarrow (\mathsf{Stream} \ (\mathsf{W} \ i)) \rightarrow \mathsf{Stream} \ (\mathsf{W} \ o))$$

$$[\![\]\!]*' = \mathsf{runc} \circ [\![\]\!] \mathsf{c}$$

Introduction

Research Question

DTP / Agda

Agda

Syntax Semantics

Conclusions

Future work

Properties of circuits

▶ Tests and proofs about circuits depend on the *semantics*

- We focused on the functional simulation semantics
- Other possibilities (gate count, critical path, etc.)
- ▶ Very simple sample circuit to illustrate: XOR

Introduction

Question

DTP / Agda

Big picture Agda

Syntax


Semantics Proofs

. . .

Conclusions



Sample circuit: XOR



Introduction

Question

DTP / Agda
Big picture

Agda ∏-Ware

Syntax Semantics

Proofs

Conclusions



Specification of XOR

- ▶ To define correctness we need a specification function
 - Listing all possibilities (truth table)
 - Based on pre-exisiting functions (standard library)
- ▶ Truth table

```
\begin{array}{l} \underline{\vee}\mathbb{C}\text{--spec-table} : (B \times B) \to B \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{false}) = \text{false} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{true} \ ) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{false}) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{true} \ ) = \text{false} \end{array}
```

Introduction

Research Question

DTP / Agda

Agda

Syntax

Semantics

10015

Limitations



Proof of XOR (truth table)

```
\begin{array}{lll} \underline{\vee}\mathbb{C}-\mathrm{proof-table} : & \underline{\vee}\mathbb{C} & (a\ ,\ b) & \underline{\vee}\mathbb{C}-\mathrm{spec-table} & (a\ ,\ b) \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{false} & \mathrm{false} & \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{false} & \mathrm{true} & \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{false} & \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{true} & \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{true} & \mathrm{refl} \\ \end{array}
```

- ▶ Proof by case analysis
 - Could be automated (reflection)

introduction

Research Question

DTP / Agda

Agda

Syntax

Semantics Proofs

Conclusions

Conclusions



Specification of XOR

▶ Based (_xor_) from Data.Bool

$$_xor_: B \rightarrow B \rightarrow B$$

true $xor b = not b$
false $xor b = b$

► Adapted interface to match exactly <u>∨</u>ℂ

$$\underline{\vee} \mathbb{C} - spec - subfunc : (B \times B) \to B$$

$$\underline{\vee} \mathbb{C} - spec - subfunc = uncurry' _xor_$$

Introduction

Question

DTP / Agda

Big picture Agda

Syntax

Semantics Proofs

. . .

Conclusions



Proof of XOR (pre-existing)

▶ Proof based on <u>∨</u>C-spec-subfunc

$$\underline{\vee}\mathbb{C}$$
-proof-subfunc : $[\![\underline{\vee}\mathbb{C}\]]$ $(a,b) \equiv \underline{\vee}\mathbb{C}$ -spec-subfunc $(a_{\mathbb{S}^{o}}b)$ $\underline{\vee}\mathbb{C}$ -proof-subfunc $=\underline{\vee}\mathbb{C}$ -xor-equiv

- ▶ Need a lemma to complete the proof
 - Circuit is defined using {NOT, AND, OR}
 - _xor_ is defined directly by pattern matching

$$\underline{\vee}\mathbb{C}$$
-xor-equiv : (not $a \wedge b$) \vee ($a \wedge$ not b) \equiv ($a \times b$)

Introduction

Research Question

DTP / Agda

I I-Ware Syntax

Semantics Proofs

· 10013



Circuit "families"

- ▶ We can also prove properties of circuit "families"
- ▶ Example: an AND gate with a generic number of inputs

```
andN' : \forall n \to \mathbb{C}' \ n \ 1
andN' zero = \mathbb{T}\mathbb{C}'
andN' (suc n) = \mathrm{id}\mathbb{C}' |' andN' n \rangle' \wedge \mathbb{C}'
```

- ▶ Example proof: when all inputs are high, output is high
 - For any number of inputs
 - Proof by induction on n (number of inputs)

Introduction

Research Question

DTP / Agda

П-Ware

Syntax

Semantics Proofs

Conclusions



Problems

▶ This proof is done in the *low level*

```
proof – and N': \forall n \rightarrow [\![ and N' n ]\!]' (replicate true) \equiv [\![ true ]\!] [ \![ blig picture ]\!]
proof-andN' zero = refl
proof-andN' (suc n) = cong (spec-and \circ (_::_ true))
                                        (proof-andN' n)
```

- Still problems with inductive proofs in the high level
 - Guess: definition of ℂ and □ prevent goal reduction


Agda

Proofs



Sequential proofs

Example of sequential circuit: a register



Respective Π-Ware circuit description

Introduction

Research Question

DTP / Agda Big picture

Π-Ware Syntax

Semantics
Proofs

Limitations

Register example

Example (test case) of register behaviour

```
loads inputs: Stream Bool
loads = true:: # (true :: # (false :: # repeat false))
inputs = true :: # (false :: # (true :: # repeat false))
actual = take 42 ( [ reg ] * $ zipWith _, _ inputs loads)

test_reg = actual = true < false < replicate false
```

Still problems with infinite expected vs. actual comparisons

- Normal Agda equality (_≡_) does not work
- Need to use bisimilarity

Introduction

Research Question

DTP / Agda Big picture

> I-VVare Syntax

Semantics

Conclusions



What Π-Ware achieves

- ► Compare with Lava, Coquet
- ▶ Well-typed descriptions (ℂ) at *compile time*
 - Low-level descriptions (\mathbb{C}') / netlists are well-sized
- Type safety and totality of simulation due to Agda
- Several design activities in the same language
 - Description (untyped / typed)
 - Simulation
 - Synthesis
 - Verification (inductive families of circuits)

Introduction

Question Question

DTP / Agda

1-Ware Syntax

Conclusions



Current limitations / trade-offs

- Interface of generated netlists is always flat
 - · One input, one output

```
entity fullAdd8 is
port (
    inputs : in std_logic_vector(16 downto 0);
    outputs : out std_logic_vector(8 downto 0)
);
end fullAdd8;
```

- ▶ Due to the indices of \mathbb{C}' (naturals)
 - Can't distinguish \mathbb{C}' 17 9 from \mathbb{C}' (1 + 8 + 8) (8 + 1)

Introduction

Question

DTP / Agda
Big picture

Π-Ware

Syntax Semantics Proofs

Conclusions



Current limitations / trade-offs

- ▶ Proofs on high-level families of circuits
 - Probably due to definitions of ℂ and □
- ▶ Proofs with infinite comparisons (sequential circuits)

Introduction

Question

DTP / Agda

Big pictu Agda

l-Ware

Syntax Semantics

C l



Future work

- ▶ Automatic proof by reflection for finite cases
- Prove properties of combinators in Agda
- ▶ Automatic generation of W (Synthesizable) instances
- ▶ More layers of abstraction

Introduction

Question

DTP / Agda

Agda

7-Ware

Syntax Semantics

Conclusions

Limitations



Thank you!


Questions?

Mede mogelijk gemaakt door:

Utrechts Universiteitsfonds







References I

Bjesse, P., Claessen, K., Sheeran, M., and Singh, S. (1998).

Lava: hardware design in Haskell. *SIGPLAN Not.*, 34(1):174–184.

Sheeran, M. (1984).
MuFP, a language for VLSI design.

In Proceedings of the 1984 ACM Symposium on LISP and Functional Programming, LFP '84, pages 104–112, New York, NY, USA. ACM.

Uustalu, T. and Vene, V. (2005).

The essence of dataflow programming.

In Proceedings of the Third Asian Conference on Programming Languages and Systems, APLAS'05, pages 2–18, Berlin, Heidelberg. Springer-Verlag.

Introduction

Question

Big picture

7-Ware Syntax Semantics

Conclusions

Future work

References II



Wadler, P. (2014). Propositions as types.

Unpublished note, http://homepages.inf.ed.ac.uk/wadler/papers/propositions-as-types/propositions-as-types.pdf.

Introduction

Research Question

DTP / Agda

Agda

Π-Ware

Syntax Semantics

Conclusions

Limitations

