# Π-Ware: An Embedded Hardware Description Language using Dependent Types

Author: João Paulo Pizani Flor

<joaopizani@uu.nl>

Supervisor: Wouter Swierstra

<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences
Utrecht University

Tuesday 26<sup>th</sup> August, 2014

Introduction
What is ∏-Ware

Background

Research Question

Research Question /

OTP / Agda

Agda

∏-Ware

Semantics

Conclusions

Limitations



### Table of Contents

### Introduction

What is Π-Ware Background

### Research Question

Research Question / Methodology

### DTP / Agda

Big picture Agda

### Π-Ware

Syntax Semantics Proofs

### Conclusions

Limitations Future work Introduction

Background

Research Question

Research Question

DTP / Arda

Big picture

Π-Ware

C...t

Semantics

Conclusions

Limitations



### What is Π-Ware

▶ Π-Ware är en...

#### Introduction

What is ∏-Ware

Research

Research Question

Methodology

TP / Agda

Agda

Π-Ware

Syntax

Proofs

Conclusions

Limitations



# Hardware design is hard(er)

- Strict(er) correctness requirements
  - You can't simply update a full-custom chip after production
    - Intel FDTV
  - Expensive verification / validation (up to 50% of development costs)
- ▶ Low-level details (more) important
  - Layout / area
  - Power consumption / fault tolerance

What is Π-Ware

Background

Research Question

Research Question /

OTP / Agda

Agda

Π-War

Semantics

Conclusions



# Hardware design is growing

- ▶ Moore's law will still apply for some time
  - We can keep packing more transistors into same silicon area
- ▶ But optimizations in CPUs display diminishing returns
  - Thus, more algorithms directly in hardware

Mhat is Π-Ware

Background

Research Question

Research Question /

TP / Agda

Agda

Π-War

Syntax Semantics

Conclusions

Conclusions



# Hardware Description Languages

- ▶ All started in the 1980s
- De facto industry standards: VHDL and Verilog
- ▶ Were intended for *simulation*, not modelling or synthesis
  - Unsynthesizable constructs
  - Widely variable tool support

What is  $\Pi$ -Ware

Б. .

Research Question

Research Question

DTP / Agda

Agda

∏-Ware

Syntax Semantics

Conclusions

Limitations



# Functional Programming

- ▶ Easier to *reason* about program properties
- ▶ Inherently parallel and stateless semantics
  - · In contrast to imperative programming

Introduction

Background

Research Question

Research Question

DTP / Agda

Big picture

\_

I I-VVare

Syntax Semantics

. . .

Conclusions



# Functional Hardware Description

- A functional program describes a circuit
- ► Several *functional* Hardware Description Languages (HDLs) during the 1980s
  - For example,  $\mu$ FP [Sheeran, 1984]
- ► Later, *embedded* hardware Domain-Specific Languages (DSLs)
  - For example, Lava (Haskell) [Bjesse et al., 1998]

What is Π-Ware

Background

Research

Question

Research Question Methodology

OTP / Agda Big picture

Agda

I-VVare

Syntax Semantics

oofs

Conclusions



### Embedded DSLs for Hardware

- ▶ Lava
  - Simulation / Synthesis / Verification
- Limitations
  - Low level types
  - No size checks

Introduction

Background

Research Question

Research Question

DTP / Agda

Big picture

П\_\\/э

Syntax

Semantics

Conclusions

Limitations



Dependently-Typed Programming (DTP)  $\ddot{a}r$  en programmationstechnik...

Introduction

Background

Research Question

Research Question

OTP / Agda

Agda

Π-Ware

Syntax Semantics

Semantics Proofs

Conclusions

Limitations



# Research Question / Methodology

### **▶** Question:

 "What are the improvements that DTP can bring to hardware design?"

### Methodology:

- Develop a hardware DSL, embedded in a dependently-typed language (Agda)
  - Called Π-Ware
  - allowing simulation, synthesis and verification

#### Introduction

Background

Research Question

Research Question / Methodology

DTP / Agda

Agda

c....

emantics

onclusions

Conclusions



- Disclaimer: Suspend disbelief in syntax
  - · Examples are in Agda
  - Syntax similar to Haskell, details further ahead
- ▶ Types can depend on values
  - Example: data Vec (α : Set) : N → Set where...
  - Compare with Haskell (GADT style):
     data List :: \* -> \* where...
- ► Types of arguments can depend on *values of previous* arguments
  - Ensure a "safe" domain
  - take :  $(m : \mathbb{N}) \to \text{Vec } \alpha \ (m+n) \to \text{Vec } \alpha \ m$

What is Π-Ware

Research

Research Question /

DTP / Agda

Agda

I-VVare Syntax

emantics

Conclusions

Limitations



- ▶ Type checking requires *evaluation* of functions
  - We want Vec Bool (2 + 2) to unify with Vec Bool 4
- ▶ Consequence: all functions must be total
- ► Termination checker (heuristics)
  - Structurally-decreasing recursion
  - This passes the check:

```
\begin{array}{lll} \operatorname{add} : \mathbb{N} \to \mathbb{N} \to \mathbb{N} \\ \operatorname{add} \operatorname{zero} & y = y \\ \operatorname{add} \left(\operatorname{suc} \ x'\right) & y = \operatorname{suc} \left(\operatorname{add} \ x' \ y\right) \end{array}
```

· This does not:

```
silly: \mathbb{N} \to \mathbb{N}
silly zero = zero
silly (suc n') = silly | n' /2|
```

#### Introduction

What is ∏-Ware

Research

Research Question

DTP / Agda
Big picture

### Ngda

.

Syntax

emantics Proofs

onclusions



- ▶ Dependent pattern matching can *rule out* impossible cases
  - Classic example: safe head function head : Vec  $\alpha$  (suc n)  $\rightarrow \alpha$  head (x :: xs) = x
  - The **only** constructor returning  $Vec \alpha$  (suc n) is \_::\_

What is Π-Ware

Dackground

Question

Methodology

OTP / Agda

Big picture Agda

Π-Wa

yntax

emantics

Conclusions



# Depedent types as logic

- Programming language / Theorem prover
  - Types as propositions, terms as proofs [Wadler, 2014]
- Example:
  - Given the relation:

```
data \_ \le \_ : \mathbb{N} \to \mathbb{N} \to \mathsf{Set} where

z \le n : \forall \{n\} \to \mathsf{zero} \le n

s \le s : \forall \{m \ n\} \to m \le n \to \mathsf{suc} \ m \le \mathsf{suc} \ n
```

• Proposition:

twoLEQFour : 
$$2 \le 4$$

Proof:

```
twoLEQFour = s \le s (s \le s z \le n)

s \le s (s \le s (z \le n : 0 \le 4) : 1 \le 4) : 2 \le 4
```

What is Π-Ware Background

Research Question

Research Question /

DTP / Agda
Big picture

Agda

Syntax

Semantics

Conclusions



# Agda syntax for Haskell programmers

- ► Liberal identifier lexing (Unicode everywhere)
  - $a \equiv b + c$  is a valid identifer,  $a \equiv b + c$  an expression
  - Used a lot in Agda's standard library: X, ♥, ∧
  - And in Π-Ware: C, [ c ], ↓, ↑
- ▶ Mixfix notation
  - \_[\_]:=\_ is the vector update function: v [ # 3 ] := true.
  - \_[\_]:=\_ v (# 3) true ⇔ v [ # 3 ] := true
- ▶ Almost nothing built-in
  - $\_+\_$  :  $\mathbb{N} \to \mathbb{N} \to \mathbb{N}$  defined in Data.Nat
  - if then else : Bool  $\rightarrow \alpha \rightarrow \alpha \rightarrow \alpha$  defined in Data.Bool

What is Π-Ware
Background

Research Question

Research Question / Methodology

OTP / Agda Big picture

Agda

Syntax

Semantics Proofs

Conclusions



# Agda syntax for Haskell programmers

- Implicit arguments
  - Don't have to be passed if Agda can guess it
  - Syntax:  $\varepsilon$  :  $\{\alpha : \mathsf{Set}\} \to \mathsf{Vec} \; \alpha \; \mathsf{zero}$
- ▶ "For all" syntax:  $\forall n \iff (n : \_)$ 
  - Where \_ means: guess this type (based on other args)
  - Example:
    - $\forall n \rightarrow \text{zero} \leq n$
    - data  $\_\leq\_$ :  $\mathbb{N} \to \mathbb{N} \to \mathsf{Set}$
- ▶ It's common to combine both:
  - $\forall \{\alpha \ n\} \rightarrow \mathsf{Vec} \ \alpha \ (\mathsf{suc} \ n) \rightarrow \alpha \Longleftrightarrow \{\alpha : \_\} \{n : \_\} \rightarrow \mathsf{Vec} \ \alpha \ n \rightarrow \alpha$

Introduction

Background

Research

Research Question /

Big picture

Agda

Π-War

Semantics

Conclusions



### Low-level circuits

- Structural representation
- ▶ Untyped but *sized*

```
data \mathbb{C}': \mathbb{N} \to \mathbb{N} \to \mathbf{Set} data \mathbb{C}' where
```

Nil :  $\mathbb{C}'$  zero zero

Gate :  $(g\# : Gates\#) \rightarrow \mathbb{C}' (|in| g\#) (|out| g\#)$ 

Plug :  $\forall \{i \ o\}$   $\rightarrow (f : \operatorname{Fin} o \rightarrow \operatorname{Fin} i) \rightarrow \mathbb{C}' i \ o$ 

$$\mathsf{DelayLoop} \,:\, (c\,:\,\mathbb{C}'\,\,(i+l)\,\,(o+l))\,\,\{\mathsf{comb}'\,\,c\}\,\to\,\mathbb{C}'\,\,i\,\,o$$

Introduction

Background

Research Question

Research Question /

TP / Agda

Agda

Π-Ware

Syntax Semantics

Proofs

Conclusions

Limitations



### **Atoms**

- ▶ How to carry values of an Agda type in *one* wire
- ▶ Defined by the Atomic type class in PiWare.Atom

```
record Atomic : Set<sub>1</sub> where field
```

Atom : Set |Atom|-1 :  $\mathbb{N}$ 

n→atom : Fin (suc |Atom|-1) → Atom atom→n : Atom → Fin (suc |Atom|-1)

inv-left :  $\forall i \rightarrow atom \rightarrow n \ (n \rightarrow atom \ i) \equiv i$ inv-right :  $\forall a \rightarrow n \rightarrow atom \ (atom \rightarrow n \ a) \equiv a$ 

```
|Atom| = suc |Atom|-1
Atom# = Fin |Atom|
```

What is Π-Ware

Research

Research Question /

Big picture

Π-Ware

Syntax Semantics

roofs

Conclusions

Future work

### **Atomic instances**

- Examples of types that can be Atomic
  - Bool, std\_logic, other multi-valued logics
  - · Predefined in the library: PiWare.Atom.Bool
- First, define how many atoms we are interested in
  - Need at least 1 (later why)

$$|B|-1 = 1$$
  
 $|B| = suc |B|-1$ 

▶ Friendlier names for the indices (elements of Fin 2)

```
pattern False# = Fz
pattern True# = Fs Fz
```

What is Π-Ware
Background

Research Question

Research Question

DTP / Agda Big picture

Π-Ware

Syntax

Semantics Proofs

Conclusions

Future work



# Atomic instance (Bool)

▶ Bijection between  $\{n \in \mathbb{N} \mid n < 2\}$  (Fin 2) and Bool

```
n\rightarrow B=\lambda { False# \rightarrow false; True# \rightarrow true } B\rightarrow n=\lambda { false \rightarrow False#; true \rightarrow True# }
```

▶ Proof that  $n \rightarrow B$  and  $B \rightarrow n$  are inverses

```
inv-left-B = \lambda { False# \rightarrow refl; True# \rightarrow refl; } inv-right-B = \lambda { false \rightarrow refl; true \rightarrow refl }
```

With all pieces at hand, we construct the instance

```
Atomic-B = record { Atom = B

; |Atom|-1 = |B|-1

; n\rightarrow atom = n\rightarrow B

; atom\rightarrow n = B\rightarrow n

; inv-left = inv-left-B

; inv-right = inv-right-B }
```

ntroduction
What is Π-Ware

Dackground

Question

Research Question / Methodology

Big picture

I-VVare Syntax

emantics

Proofs

Conclusions

### Gates

- ▶ Circuits parameterized by collection of *fundamental gates*
- Examples:
  - {NOT, AND, OR} (BoolTrio)
  - {NAND}
  - · Arithmetic, Crypto, etc.
- ► The definition of what means to be such a collection is in PiWare.Gates.Gates

What is II-Ware

Research Question

Research Question /

OTP / Agda

Agda

Π-War

Syntax

Proofs

Conclusions

Future work

# The Gates type class

```
W: \mathbb{N} \to Set
W = Vec Atom
 record Gates: Set where
   field
        |Gates| : N
        |\mathsf{in}| |\mathsf{out}| : \mathsf{Fin} |\mathsf{Gates}| \to \mathbb{N}
                  : (g : Fin | Gates|)
        spec
                         \rightarrow (W (|in| g) \rightarrow W (|out| g))
    Gates# = Fin |Gates|
```

Introduction

Background

Research Question

Research Question /

OTP / Agda

Agda

Π-War

Syntax Semantics

roofs

Conclusions

Limitations



### Gates instances

- ► Example: PiWare.Gates.BoolTrio
- ▶ First, how many gates are there in the library

```
|BoolTrio| = 5
```

▶ Then the friendlier names for the indices

```
pattern FalseConst# = Fz
pattern TrueConst# = Fs Fz
pattern Not# = Fs (Fs Fz)
pattern And# = Fs (Fs (Fs Fz))
pattern Or# = Fs (Fs (Fs (Fs Fz)))
```

#### Introduction

What is Π-Ware Background

#### Research Question

Research Question / Methodology

### DTP / Agda

Agda

#### П \//-

### Syntax

Proofs

### Conclusions



# Gates instance (BoolTrio)

▶ Defining the *interfaces* of the gates

```
|in| FalseConst# = 0

|in| TrueConst# = 0

|in| Not# = 1

|in| And# = 2

|in| Or# = 2
```

|out| = 1

▶ And the specification function for each gate

```
\begin{array}{lll} \operatorname{spec-false} & = [ \ \operatorname{false} \ ] \\ \operatorname{spec-true} & = [ \ \operatorname{true} \ ] \\ \operatorname{spec-not} & (x :: \varepsilon) & = [ \ \operatorname{not} \ x \ ] \\ \operatorname{spec-and} & (x :: y :: \varepsilon) & = [ \ x \wedge y \ ] \\ \operatorname{spec-or} & (x :: y :: \varepsilon) & = [ \ x \vee y \ ] \end{array}
```

Introduction
What is  $\Pi$ -Ware

-----

Question

Methodology

Big picture

Π-War

Syntax Semantics

Semantics Proofs

Conclusions



# Gates instance (BoolTrio)

Mapping each gate index to its respective specification

```
specs-BoolTrio FalseConst# = spec-false
specs-BoolTrio TrueConst# = spec-true
specs-BoolTrio Not# = spec-not
specs-BoolTrio And# = spec-and
specs-BoolTrio Or# = spec-or
```

With all pieces at hand, we construct the instance

Introduction
What is Π-Ware

Research

Question

Methodology

Big picture Agda

Π-War

Syntax Semantics

Proofs

Conclusions



# High-level circuits

- ▶ User is not supposed to describe circuits at low level (C')
- ► The high level circuit type (ℂ) allows for typed circuit interfaces
  - Input and output indices are Agda types

```
data \mathbb{C} (\alpha \beta : Set) {i j : \mathbb{N}} : Set where

Mk\mathbb{C} : {\{s\alpha : \psi W \uparrow \alpha \{i\}\}\}} {\{s\beta : \psi W \uparrow \beta \{j\}\}\}}

\rightarrow \mathbb{C}' i j \rightarrow \mathbb{C} \alpha \beta \{i\} \{j\}
```

- Mkℂ takes:
  - Low level description (ℂ¹)
  - Information on how to synthesize elements of  $\alpha$  and  $\beta$ 
    - Passed as instance arguments (class constraints)

Introduction

Background

Research Question

Research Question /

DTP / Agda Big picture

Agda

Syntax

Semantics

Conclusions

Limitations



# Synthesizable

- ▶ \#W↑ type class (pronounced Synthesizable)
  - Describes how to synthesize a given Agda type  $(\alpha)$
  - Two fields: from element of  $\alpha$  to a word and back

```
record \Downarrow W \Uparrow (\alpha : Set) \{i : \mathbb{N}\} : Set where constructor <math>\Downarrow W \Uparrow [\_, \_] field \Downarrow : \alpha \to W i \Uparrow : W i \to \alpha
```

Introduction

Background

Research Question

Research Question

TP / Agda

Agda

71800

Syntax

emantics

Proofs

Conclusions



# **₩** instances

- ▶ Any *finite* type can have such an instance
- ▶ Predefined in the library: Bool; x ; ⊎ ; Vec
- Example: instance for products ( x )

```
\Downarrow \forall \forall \uparrow - \times : \{ s\alpha : \Downarrow \forall \uparrow \alpha \{i\} \} \{ s\beta : \Downarrow \forall \uparrow \beta \{j\} \} \}
                              \rightarrow \downarrow \downarrow \bigvee \uparrow (\alpha \times \beta)
\Downarrow \mathsf{W} \uparrow - \times \{\alpha\} \{i\} \{\beta\} \{j\} \{s\alpha\} \{s\beta\} = \Downarrow \mathsf{W} \uparrow [\mathsf{down}, \mathring{\mathsf{up}}]
      where down: (\alpha \times \beta) \rightarrow W(i + j)
                         down (a, b) = (\Downarrow a) ++ (\Downarrow b)
```

up : W 
$$(i + j) \rightarrow (a \times \beta)$$
  
up  $w$  with splitAt  $i$   $w$   
up . $(\Downarrow a + + \Downarrow b) \mid \Downarrow a$  ,  $\Downarrow b$  , refl =  $\Uparrow \Downarrow a$  ,  $\Uparrow \Downarrow b$ 

Syntax



# Synthesizable

▶ Both fields **↓** and **↑** should be inverses of each other

#### Introduction

What is ∏-Ware

### Research

Research Question / Methodology

#### Wethodology

Big picture

#### Π-Ware

Syntax

Proofs

### Conclusions

Limitations



### Circuit semantics

- ▶ Synthesis semantics: produce a netlist
  - Tool integration / implement in FPGA or ASIC.
- Simulation semantics: execute a circuit
  - · Given circuit model and inputs, calculate outputs
- ▶ Other semantics possible:
  - · Timing analysis, power estimation, etc.
  - This possibility guided Π-Ware's development

Introduction

Background

Research Question

Research Question

OTP / Agda

Agda

I-VVare

Semantics

Proofs

Conclusions

Limitations



# Synthesis semantics

- ▶ Netlist: digraph with *gates* as nodes and *buses* as edges
- Synthesis semantics: given netlists of subcircuits, build combination

Nil : ℂ 0 0

 $i o : \mathbb{N}$   $f : Fin o \rightarrow Fin i$ Plug  $f : \mathbb{C} i o$ 

g# : Gate#


Gate  $g# : \mathbb{C}$  (ins g#) (outs g#)

 $c : \mathbb{C} (i+l) (o+l)$ DelayLoop :  $\mathbb{C} i$  o









Introduction

Background

Research Question

Research Question / Methodology

Big picture

Syntax

Semantics

Conclusions

Future work


# Synthesis semantics


 $\begin{array}{c} C_1 : \mathbb{C} \text{ i m} \\ C_2 : \mathbb{C} \text{ m o} \end{array}$   $C_1 ) C_2 : \mathbb{C} \text{ i o}$ 

C1 :  $\mathbb{C}$  i1 O1 C2 :  $\mathbb{C}$  i2 O2 C1 |' C2 :  $\mathbb{C}$  (i1+i2) (O1+O2)

C1 : ℂ i1 0 C2 : ℂ i2 0

 $C_1 \mid +' C_2 : \mathbb{C} (1+(i_1 \sqcup i_2)) O$ 





Introduction

Background

Research Question

Research Question Methodology

DTP / Agda
Big picture

I I-Ware

Semantics

Conclusions

Future work

# Synthesis semantics

### Missing "pieces":

- Adapt Atomic
  - New field: a VHDLTypeDecl
    - Such as: type ident is (elem1, elem2);
    - Enumerations, integers (ranges), records.
  - New field: atomVHDL : Atom# → VHDLExpr
- Adapt Gates
  - For each gate, a corresponding VHDLEntity
  - netlist: (g#: Gates#) → VHDLEntity (|in| g#) (|out| g#)
    - The VHDL entity has the interface of corresponding gate

Semantics



### Simulation semantics

- ▶ Two levels of abstraction
  - High-level simulation ([\_]) for high-level circuits (ℂ)
  - Low-level simulation ( $[\![\_]\!]'$ ) for low-level circuits ( $\mathbb{C}'$ )
- Two kinds of simulation
  - Combinational simulation ([\_]) for stateless circuits
  - Sequential simulation ([\_]\*) for stateful circuits
- ▶ High level defined in terms of low level

#### Introduction

What is Π-Ware Background

#### Research Question

Research Question

### OTP / Agda

Agda

#### Syntay

Semantics

#### roofs

Conclusions

### Conclusions



# Combinational simulation (excerpt)


```
[\![ ]\!]': \forall \{i \ o\} \rightarrow (c: \mathbb{C}' \ i \ o) \{p: \mathsf{comb}' \ c\} \rightarrow (\mathsf{W} \ i \rightarrow \mathsf{W} \ o)
   [Ni] ]' = const \varepsilon
   [ Gate g# ] ' = spec g#
      [\![ Plug \ p \ ]\!]' = plugOutputs \ p
      [\![ DelayLoop \ c \ ]\!]' \{()\} \ v
[ c_1 \rangle \rangle c_2 \rangle \langle c_2 \rangle \langle c_1 \rangle \langle c_2 \rangle \langle c_
[ ] _{-}| +'_{-} \{i_{1}\} c_{1} c_{2} ]' \{p_{1}, p_{2}\} =
                                                 [ [ c_1 ]' \{ p_1 \}, [ c_2 ]' \{ p_2 \} ]' \circ \text{untag } \{ i_1 \}
```

### ▶ Remarks:

- Proof requires c to be combinational
- Gate case uses specification function
- DelayLoop case can be discharged

Universiteit Utrecht

Semantics



# Sequential simulation

- ▶ Inputs and outputs become Streams
  - $\mathbb{C}'$  i  $o \Longrightarrow \mathsf{Stream}\;(\mathsf{W}\;i) \to \mathsf{Stream}\;(\mathsf{W}\;o)$
  - Stream: infinite list
- ▶ We can't write a recursive evaluation function over Streams
  - Sum case (\_|+'\_) needs (Stream  $(\alpha \uplus \beta) \to \text{Stream } \alpha \times \text{Stream } \beta$ )
    - What if there are no lefts (or rights)?
- ▶ A stream function is not an accurate model for hardware
  - A function of type (Stream  $\alpha \to \text{Stream } \beta$ ) can "look ahead"
  - For example, tail  $(x_0 :: x_1 :: x_2 :: x_s) = x_1 :: x_2 :: x_s$

What is Π-Ware

Research

Research Question /

DTP / Agda Big picture

Π-Ware

Syntax

Semantics Proofs

Conclusions



## Causal stream functions

Solution: sequential simulation based on a *causal* stream function

#### Some definitions:

► Causal context: past + present values

$$\Gamma c : (\alpha : Set) \rightarrow Set$$
  
 $\Gamma c \alpha = \alpha \times List \alpha$ 

► Causal stream function: produces **one** (current) output

$$\_\Rightarrow c\_ : (\alpha \ \beta : Set) \to Set$$
  
 $\alpha \Rightarrow c \ \beta = \Gamma c \ \alpha \to \beta$ 

What is Π-Ware

Research Question

Research Question

OTP / Agda Big picture

1-Ware

Semantics

roofs

Conclusions

Limitations Future work



# Causal sequential simulation

Core sequential simulation function:

$$\llbracket \ c_1 \ \rangle\hspace{-0.05cm}\rangle\hspace{-0.05cm} / \ c_2 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \ = \ \llbracket \ c_2 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \circ \mathsf{map}^+ \ \llbracket \ c_1 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \circ \mathsf{tails}^+$$

- ▶ Nil, Gate and Plug cases use combinational simulation
- DelayLoop calls a recursive helper (delay)
- ► Example structural case: \_\(\right)\'\_ (sequence)
  - Context of  $[ c_1 ]$  c is context of the whole compound
  - Context of  $[\![ c_2 ]\!]$ c is past and present *outputs* of c1

Introduction

Background

Research Question

Research Question , Methodology

Big picture

Syntax

Semantics

.....

Conclusions

Universiteit Utrecht

# Sequential simulation

- ▶ We can then "run" the step-by-step function to produce a whole Stream
  - Idea from "The Essence of Dataflow Programming" [Uustalu and Vene, 2005]

$$\begin{array}{l} \operatorname{runc}' \,:\, (\alpha \Rightarrow \subset \beta) \to (\Gamma \subset \alpha \times \operatorname{Stream} \, \alpha) \to \operatorname{Stream} \, \beta \\ \operatorname{runc}' \, f \, ((x^0 \,,\, x^-) \,,\, (x^1 \,::\, x^+)) = \\ f \, (x^0 \,,\, x^-) \,::\, \sharp \, \operatorname{runc}' \, f \, ((x^1 \,,\, x^0 \,::\, x^-) \,,\, \flat \, x^+) \end{array}$$

```
runc : (\alpha \Rightarrow c \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)
runc f(x^0 :: x^+) = \text{runc'} f((x^0, []), \flat x^+)
```

Obtaining the stream-based simulation function:

$$[\![ ]\!] *' : \forall \{i \ o\} \to \mathbb{C}' \ i \ o \to (\mathsf{Stream} \ (\mathsf{W} \ i) \to \mathsf{Stream} \ (\mathsf{W} \ o))$$

$$[\![ ]\!] *' = \mathsf{runc} \circ [\![ ]\!] \mathsf{c}$$

Introduction
What is Π-Ware

Background

Research Question

Research Question

OTP / Agda Big picture

1-Ware

Syntax

Semantics

onclusions

Limitations

Future work

Universiteit Utrecht

# Properties of circuits

- ▶ Tests and proofs about circuits depend on the *semantics* 
  - We focused on the functional simulation semantics
  - Other possibilities (gate count, critical path, etc.)
- ▶ Very simple sample circuit to illustrate: XOR

Introduction

Background

Research Question

Research Question

DTP / Agda

Big pictui Agda

Π-War

Syntax


Proofs

onclusions

imitations



# Sample circuit: XOR



$$\begin{array}{l} \underline{\vee}\mathbb{C} \,:\, \mathbb{C} \,\left(\mathsf{B} \times \mathsf{B}\right) \,\mathsf{B} \\ \underline{\vee}\mathbb{C} = \,\,\mathsf{pFork} \times \\ \qquad \qquad \qquad \, \rangle \,\left(\neg\mathbb{C} \,\mid\mid \, \mathsf{id}\mathbb{C} \,\,\right) \,\wedge\mathbb{C}) \,\mid\mid \, \left(\mathsf{id}\mathbb{C} \,\mid\mid \, \neg\mathbb{C} \,\,\right) \,\wedge\mathbb{C}) \\ \qquad \qquad \, \rangle \,\,\vee\mathbb{C} \end{array}$$

Introduction

What is Π-Ware

Research Question

Research Question Methodology

DTP / Agda

Big picture Agda

Syntax

Semantics

Proofs

Conclusions

Limitations



# Specification of XOR

- ▶ To define correctness we need a specification function
  - Listing all possibilities (truth table)
  - Based on pre-exisiting functions (standard library)
- ▶ Truth table

```
\begin{array}{l} \underline{\vee}\mathbb{C}\text{--spec-table} : (B \times B) \to B \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{false}) = \text{false} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{true} \ ) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{false}) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{true} \ ) = \text{false} \\ \end{array}
```

#### Introduction

What is Π-Ware Background

#### Research Question

Research Question /

#### TP / Agda

Agda

#### I I-vvare

Semantics

#### Proofs

Conclusions



# Proof of XOR (truth table)

```
\begin{array}{lll} \underline{\vee}\mathbb{C}-\mathrm{proof-table} : & \underline{\vee}\mathbb{C} & (a\ ,\ b) & \underline{\vee}\mathbb{C}-\mathrm{spec-table} & (a\ ,\ b) \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{false} & \mathrm{false} & = \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{false} & \mathrm{true} & = \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{false} & = \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{true} & = \mathrm{refl} \\ \underline{\vee}\mathbb{C}-\mathrm{proof-table} & \mathrm{true} & \mathrm{true} & = \mathrm{refl} \\ \end{array}
```

- ▶ Proof by case analysis
  - Could be automated (reflection)

Mhat is Π-Ware
Background

Research Question

Research Question Methodology

DTP / Agda Big picture

Π-War

Syntax

Semantics

Proofs

Conclusions

Limitations



# Specification of XOR

▶ Based (\_xor\_) from Data.Bool

$$\_xor\_: B \rightarrow B \rightarrow B$$
  
true  $xor b = not b$   
false  $xor b = b$ 

► Adapted interface to match exactly <u>∨</u>ℂ

```
\underline{\vee}\mathbb{C}-spec-subfunc : (B \times B) \to B
\underline{\vee}\mathbb{C}-spec-subfunc = uncurry' _xor_
```

Introduction

Background

Research Question

Research Question

OTP / Agda

Big picture Agda

I I-Ware

Syntax Semantics

Proofs

Conclusions

Limitations



# Proof of XOR (pre-existing)

▶ Proof based on <u>V</u>C-spec-subfunc

$$\underline{\vee}\mathbb{C}-\mathsf{proof}-\mathsf{subfunc} : [\![\underline{\vee}\mathbb{C}]\!] (a,b) \equiv \underline{\vee}\mathbb{C}-\mathsf{spec}-\mathsf{subfunc} (a_{\mathsf{Res}} b_{\mathsf{duction}})_{\mathsf{Methodology}}$$

- Need a lemma to complete the proof
  - Circuit is defined using {NOT, AND, OR}
  - xor is defined directly by pattern matching

```
\vee \mathbb{C}-xor-equiv : (not a \wedge b) \vee (a \wedge not b) \equiv (a \times b)
```

Question

Proofs



## Circuit "families"

- ▶ We can also prove properties of circuit "families"
- Example: an AND gate definition with generic number of inputs

```
\begin{array}{ll} \operatorname{andN}' : \forall \ n \to \mathbb{C}' \ n \ 1 \\ \operatorname{andN}' \ \operatorname{zero} \ = \ \mathsf{T}\mathbb{C}' \\ \operatorname{andN}' \ (\operatorname{suc} \ n) = \operatorname{id}\mathbb{C}' \ |' \ \operatorname{andN}' \ n \ \rangle\!\rangle' \ \wedge \mathbb{C}' \end{array}
```

- Example proof: when all inputs are true, output is true
  - For any number of inputs
  - Proof by induction on n (number of inputs)

#### Introduction

What is Π-Ware

#### Research Question

Research Question /

## DTP / Agda

Agda

#### C...t

Semantics

#### Proofs

Conclusions

#### Limitations



### **Problems**

▶ This proof is done at the low level

```
proof-andN': \forall n \rightarrow [andN' n]' (replicate true) \equiv [true]_{Research Question}
proof-andN' zero
                         = refl
proof-andN' (suc n) = cong (spec-and \circ (_::_ true))
                                   (proof-andN' n)
```


- Still problems with inductive proofs in the high level
  - Guess: definition of ℂ and □ prevent goal reduction

Proofs



# Sequential proofs

▶ Example of sequential circuit: a register



Respective Π-Ware circuit description

```
reg : \mathbb{C} (B \times B) B
reg = delay\mathbb{C} (arr ) mux2to1 ) \times \mathbb{C}
      where arr = (\uparrow \downarrow \mathbb{C} \mid | id\mathbb{C}) \rangle ALR\mathbb{C} \rangle (id\mathbb{C} \mid | \uparrow \downarrow \mathbb{C})
```

Proofs

Universiteit Utrecht

# Register example

Example (test case) of register behaviour

```
loads inputs: Stream Bool
loads = true:: # (true :: # (false :: # repeat false))
inputs = true :: # (false :: # (true :: # repeat false))

actual = take 42 ( [ reg ] * $ zipWith __, _ inputs loads)

test-reg = actual = true < false < replicate false
```

- ► Still problems with *infinite* expected vs. actual comparisons
  - Normal Agda equality (\_≡\_) does not work
  - Need to use bisimilarity

Introduction
What is Π-Ware
Background

Research Question

Research Question / Methodology

TP / Agda

Agda

Syntax Semantics

Proofs

Conclusions



## What Π-Ware achieves

- ► Compare with Lava, Coquet
- ▶ Well-typed descriptions (ℂ) at compile time
  - Low-level descriptions (ℂ¹) / netlists are well-sized
- ▶ Type safety and totality of simulation due to Agda
- Several design activities in the same language
  - Description (untyped / typed)
  - Simulation
  - Synthesis
  - Verification (inductive families of circuits)

#### Introduction

What is ∏-Ware

Research

Research Question /

OTP / Agda Big picture

П \//-

yntax

emantics

Conclusions

Limitations



# Current limitations / trade-offs

- ▶ Interface of generated netlists is always *flat* 
  - One input, one output

```
entity fullAdd8 is
port (
    inputs : in std_logic_vector(16 downto 0);
    outputs : out std_logic_vector(8 downto 0)
);
end fullAdd8;
```

- $\blacktriangleright$  Due to the indices of  $\mathbb{C}'$  (naturals)
  - Can't distinguish  $\mathbb{C}'$  17 9 from  $\mathbb{C}'$  (1 + 8 + 8) (8 + 1)

Limitations



# Current limitations / trade-offs

- ▶ Proofs on high-level families of circuits
  - Probably due to definitions of ℂ and □
- ▶ Proofs with infinite comparisons (sequential circuits)

Introduction

Background

Research

Research Question /

DTP / Agda

Big picture Agda

Π-War

yntax

emantics

Conclusions

Limitations



#### Future work

- ▶ Automatic proof by reflection for finite cases
- Prove properties of combinators in Agda
  - Algebraic properties
- ▶ Automatic generation of W (Synthesizable) instances
- ▶ More (higher) layers of abstraction

Introduction

Background

Research Question

Research Question

OTP / Agda

Big picture Agda

ivntax

iemantics

onclusions

Limitations





# Thank you!


# Questions?

Mede mogelijk gemaakt door:

Utrechts Universiteitsfonds







## References I

Bjesse, P., Claessen, K., Sheeran, M., and Singh, S. (1998).

Lava: hardware design in Haskell. *SIGPLAN Not.*, 34(1):174–184.

Sheeran, M. (1984).
MuFP, a language for VLSI design.
In Proceedings of the 1984 ACM St

In Proceedings of the 1984 ACM Symposium on LISP and Functional Programming, LFP '84, pages 104–112, New York, NY, USA. ACM.

Uustalu, T. and Vene, V. (2005).

The essence of dataflow programming.

In Proceedings of the Third Asian Conference on Programming Languages and Systems, APLAS'05, pages 2–18, Berlin, Heidelberg. Springer-Verlag.

Introduction
What is Π-Ware

Research

Research Question / Methodology

DTP / Agria

Big picture Agda

1-Ware

Semantics

Conclusions

Limitations

Future work

Universiteit Utrecht

### References II



Wadler, P. (2014). Propositions as types.

Unpublished note, http://homepages.inf.ed.ac.uk/wadler/papers/propositions-as-types/propositions-as-types.pdf.

Introduction

Background

Research Question

Research Question /

DTP / Agda

Agda

Syntax

Semantics

Conclusions

Limitations

