# Π-Ware: Hardware Description with Dependent Types

João Paulo Pizani Flor, B.Sc <j.p.pizaniflor@students.uu.nl>

dr. W. S. Swierstra
<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences
Utrecht University

Saturday 12th July, 2014

#### ntro

Quick intro Context

### Dive into Π-Ware

Two levels of abstraction Semantics / Reasoning

### Current / next steps



#### Table of Contents

#### Intro

Quick intro Context Inspired by

#### Dive into Π-Ware

Circuit syntax Two levels of abstraction Semantics / Reasoning Netlists

#### Current / next steps

Current work Next steps

#### ntro

Quick intro Context Inspired by

### Dive into Π-Ware

Two levels of abstraction Semantics / Reasoning

Current / next

Next steps

Universiteit Utrecht

### Section 1

Intro

#### Intro

Context
Inspired by

#### Dive into Π-Ware

Two levels of abstraction

Semantics / Reasoning Netlists

#### Current / next



#### One-sentence definition

 $\Pi$ -Ware is a Domain-Specific Language (DSL) embedded in Agda for *modeling* hardware, *synthesizing* it and *reasoning* about its properties.

#### Intro

#### Quick intro

Context

### Dive into Π-Ware

Π-Ware

Two levels of abstraction

Netlists

### Current / next

Current work Next stens



### Hardware Design

Hardware design is a *complex* and "booming" activity:

- ▶ Algorithms increasingly benefit from *hardware acceleration* 
  - Moore's Law still holds
  - Microarchitecture optimization has diminishing returns
- Hardware development has stricter requirements
  - Mistakes found in "production" are much more serious
  - Thus the need for extensive validation/verification
    - Can encompass up to 50% of total development costs
- Need to combine productivity/ease-of-use with rigor
  - Detect mistakes early

Intro

Quick intro Context

mispired by

Dive into 7-Ware

Two levels of abstraction Semantics / Reasoning

Current / next steps

Next steps

Universiteit Utrecht

## Hardware design

Functional programming has already been used to help hardware design (since the 1980s).

- First, independent DSLs (e.g. muFP)
- Then, as embedded DSLs
  - Prominently, in Haskell
- Question: How to use DTP to benefit hardware design?
  - Experimenting by embedding in a DTP language
  - Namely, Π-Ware is embedded in Agda (ITT, Martin-Löf)

Context



# Some features of Agda important for us

#### Not exclusively...

- Dependent inductive families
  - Circuits are indexed by the sizes/types of their ports
- Dependent pattern matching
- "Dependent type classes"
  - Dependent records + instance arguments
- Coinductive types / proofs
  - When modeling / proving sequential behaviour
- Parameterized modules

Intro

Context

Inspired

Dive into Π-Ware

Circuit syntax Two levels of abstraction

Semantics / Reasoning Netlists

IVETIISTS

Current / next steps

Current wor

Universiteit Utrecht

#### Credit where credit is due

- ▶ Lava Haskell (Chalmers)
  - · Pragmatic, easy-to-use, popular
- ► ForSyDe Haskell (KTH)
  - Hierarchical synthesis
  - Static size checking
- ▶ Coquet Coq (INRIA)
  - Main influence
    - Reasoning about circuit behaviour with Coq's tactics
    - Models circuits with structural combinators

#### Intro

Quick intro Context

Inspired by

Dive into Π-Ware

Two levels of abstractio

Netlists

Current / next

Current was



### Section 2

### Dive into Π-Ware

#### Intro

Context

Inspired

#### Dive into Π-Ware

Circuit syntax

Semantics / Reasoning

Netlists

Current / next

Current wor



### Modeling circuits

- Deep-embedded explicit circuit inductive family: C'
- Descriptions are at gate level and architectural
  - Fundamental constructors: Nil, Gate (parameterized)
  - Constructors for structural combination

```
data \mathbb{C}': \mathbb{N} \to \mathbb{N} \to \mathsf{Set}
data \mathbb{C}' where
      Nil : C' zero zero
      Gate : (g\# : Gates\#) \rightarrow \mathbb{C}' (ins g\#) (outs g\#)
      Plug : \{i \ o : \mathbb{N}\} \rightarrow (f : \operatorname{Fin} o \rightarrow \operatorname{Fin} i) \rightarrow \mathbb{C}' i o
      )'_ : \{i \ m \ o : \mathbb{N}\} \to \mathbb{C}' \ i \ m \to \mathbb{C}' \ m \ o \to \mathbb{C}' \ i \ o
      [i] : \{i_1 \ o_1 \ i_2 \ o_2 : \mathbb{N}\} \to \mathbb{C}' \ i_1 \ o_1 \to \mathbb{C}' \ i_2 \ o_2 \to \mathbb{C}' \ (i_1 + i_2) \ (o_1 + o_2)
      |+'|: \{i_1 \ i_2 \ o : \mathbb{N}\} \to \mathbb{C}' \ i_1 \ o \to \mathbb{C}' \ i_2 \ o \to \mathbb{C}' \ (\operatorname{suc} \ (i_1 \sqcup i_2)) \ o
```



#### Circuit syntax



### Sequential circuits

▶ Built using DelayLoop, introduces state (latch)

```
DelayLoop : \{i \ o \ l : \mathbb{N}\}\ (c : \mathbb{C}'\ (i+l)\ (o+l))
\{p : \mathsf{comb}'\ c\} \to \mathbb{C}'\ i \ o
```

Avoid evaluating combinational loops by carrying a proof

```
\begin{array}{lll} \mathsf{comb}' \ : \ \{i \ o \ : \ \mathbb{N}\} \ \to \ \mathbb{C}' \ i \ o \ \to \ \mathsf{Set} \\ \\ \mathsf{comb}' \ \mathsf{Nil} & = \ \mathsf{T} \\ \\ \mathsf{comb}' \ \mathsf{(Gate \_)} & = \ \mathsf{T} \\ \\ \mathsf{comb}' \ \mathsf{(Plug \_)} & = \ \mathsf{T} \\ \\ \mathsf{comb}' \ \mathsf{(DelayLoop \_)} & = \ \mathsf{L} \\ \\ \mathsf{comb}' \ \mathsf{(C}_1 \ ) \! \rangle' \ c_2) & = \ \mathsf{comb}' \ c_1 \ \times \ \mathsf{comb}' \ c_2 \end{array}
```

#### Intro

Quick intro Context Inspired by

Dive into Π-Ware

#### Circuit syntax

Two levels of abstraction
Semantics / Reasoning
Netlists

Current / next steps



# Abstraction (Atomic)

- Circuits operate over words, which are made of Atom
  - PiWare "ships" with Bool atoms
  - Another example: IEEE1164 multi-valued (std\_logic)

```
record Atomic : Set<sub>1</sub> where field

Atom : Set
|Atom| - 1 : \mathbb{N}
n \to atom : Fin (suc |Atom| - 1) \to Atom
atom \to n : Atom \to Fin (suc |Atom| - 1)
inv - left : \forall i \to atom \to n (n \to atom i) \equiv i
inv - right : \forall a \to n \to atom (atom \to n a) \equiv a
```

#### Intro

Quick into

Dive into Π-Ware

Circuit syntax

Semantics / Reasoning

Current / next steps



# Computation abstraction (Gates)

- Circuits parameterized by a record of "fundamental" Gates
  - Specifying each gate's interface (input/output sizes)
  - And its semantics (as a function over words)

```
record Gates : Set where field |\text{Gates}| - 1 : \mathbb{N} ins outs : Fin (suc |\text{Gates}| - 1) \to \mathbb{N} spec : (g : \text{Fin (suc } |\text{Gates}| - 1)) \to (\text{W (ins } g) \to \text{W (outs } g))
```

- "Black box" for semantics / reasoning
  - Correctness assumed

|Gates| = suc |Gates| - 1 |Gates# = Fin |Gates|



Circuit syntax



# Data abstraction (input/output)

- ▶ The "core" circuit type (ℂ') is indexed by sizes (ℕ)
  - Has words of the respective sizes as inputs and outputs
- ▶ The high level type (ℂ) is indexed by *meta* (Agda) types
  - Specifically, finite types

```
data \mathbb{C} (\alpha \beta : Set) {i j : \mathbb{N}} : Set where  \mathsf{Mk}\mathbb{C} : \{ \{ s\alpha : \psi \ \mathsf{W} \ \widehat{\alpha} \ \alpha \ \{i\} \ \} \ \{ \{ s\beta : \psi \ \mathsf{W} \ \widehat{\beta} \ \beta \} \} \}   \rightarrow \mathbb{C}' \ i \ j \rightarrow \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\}   \mathsf{comb} : \forall \ \{\alpha \ i \ \beta \ j\} \rightarrow \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\} \rightarrow \mathsf{Set}   \mathsf{comb} \ (\mathsf{Mk}\mathbb{C} \ c') = \mathsf{comb}' \ c'
```

ntro

Quick intr Context

Dive into

Two levels of abstraction

Semantics / Reasoning Netlists

Current / next steps



### Data abstraction (Synthesizable)

- We define a class of finite types
  - Practically, they are types which can be mapped to words
  - The isomorphism resides in the Synthesizable type class

```
\begin{array}{l} \mathsf{W} \,:\, \mathbb{N} \,\to\, \mathsf{Set} \\ \mathsf{W} \,=\, \mathsf{Vec} \,\, \mathsf{Atom} \\ \\ \mathsf{record} \,\, \Downarrow\, \mathsf{W} \,\, \Uparrow\,\, (\alpha \,:\, \mathsf{Set}) \,\, \{i \,:\, \mathbb{N}\} \,:\, \mathsf{Set} \,\, \mathsf{where} \\ \\ \mathsf{constructor} \,\, \Downarrow\, \mathsf{W} \,\, \Uparrow\,\, [\,\_\,,\,\_\,] \\ \mathsf{field} \\ \\ \,\, \Downarrow\,\, :\, \alpha \,\to\, \mathsf{W} \,\, i \\ \\ \,\, \Uparrow\,\, :\, \mathsf{W} \,\, i \,\to\, \alpha \end{array}
```

- ▶ Instances for \_\_x\_, \_\_⊌\_\_, Vec, Bool
  - Lack recursive instance search

ntro

Quick intro Context

Dive into

Circuit syntax

Two levels of abstraction Semantics / Reasoning

Netlists / Reasoning

current / next steps



#### Simulation semantics

- "Purely combinational" vs. sequential
- Simulation functions in 2 levels of abstraction
  - Low-level eval:  $\mathbb{C}' \ i \ o \rightarrow (W \ i \rightarrow W \ o)$
  - High-level eval:  $\mathbb{C} \alpha \beta \rightarrow (\alpha \rightarrow \beta)$

```
[ ] ]' : \{i \ o : \mathbb{N}\} \rightarrow (c : \mathbb{C}' \ i \ o) \{p : \mathsf{comb}' \ c\} \rightarrow (\mathsf{W} \ i \rightarrow \mathsf{W} \ o)
[\![ Nil ]\!]' = const \varepsilon
\llbracket \text{ Gate } g\# \rrbracket' = \text{spec } g\#
[\![ Plug \ p \ ]\!]' = plugOutputs \ p
[ c_1 \rangle \rangle c_2 \rangle \langle c_2 \rangle c_1 \langle p_1, p_2 \rangle = [ c_2 \rangle \langle p_2 \rangle \circ [ c_1 \rangle \langle p_1 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_1 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_2 \rangle c_1 \rangle c_2 \rangle
uncurry' \underline{\hspace{0.5cm}} + +\underline{\hspace{0.5cm}} • map ([\![ c_1 ]\!]' \{p_1\}) ([\![ c_2 ]\!]' \{p_2\}) • splitAt' i_1
[ ] | +' | \{i_1\} | c_1 | c_2 | ]' \{p_1, p_2\} = [ [ [ c_1 ] ]' \{p_1\}, [ c_2 ] ]' \{p_2\} ]' \circ untag \{i_1\}
  [\![ DelayLoop \ c \ ]\!]' \{()\} \ v
```

Semantics / Reasoning

Universiteit Utrecht

#### Simulation semantics

"High-level" simulation has a pretty simple definition

Let's go over sequential simulation in a bit more detail...

#### Intro

Quick intro Context

### Dive into Π-Ware

Circuit syntax

Semantics / Reasoning

### Current / next



### Sequential simulation

- Modeled using causal stream functions (Uustalu, 2006)
  - Output depends on current and previous inputs, not future
  - Implemented in Agda as non-empty lists (List+)

```
[ ] : \{i \ o : \mathbb{N}\} \to \mathbb{C}' \ i \ o \to (\mathbb{W} \ i \Rightarrow \mathbb{W} \ o)
\llbracket \operatorname{Nil} \quad \rrbracket (w^0, ) = \llbracket \operatorname{Nil} \rrbracket' w^0
\llbracket \text{ Gate } g\# \rrbracket (w^0, \underline{\hspace{0.5cm}}) = \llbracket \text{ Gate } g\# \rrbracket' w^0 \rrbracket
\llbracket \text{Plug } p \ \rrbracket \ (w^0, ) = \text{plugOutputs } p \ w^0
[\![ DelayLoop \{o = j\} \ c \ ]\!] = take_v \ j \circ delay \{o = j\} \ c
[ c_1 \rangle \rangle c_2 = [ c_2 ] \circ map^+ [ c_1 ] \circ tails^+
| +'  \{i_1\} c_1 c_2 | (w^0, w^-) with untag \{i_1\} w^0 | untagList \{i_1\} w^-
... | \operatorname{inj}_1 w_1^0 | w_1^-, \underline{\phantom{a}} = [ c_1 ] (w_1^0, w_1^-)
... | inj_2 w_2^0 | , w_2^- = [ c_2 ] (w_2^0 , w_2^-)
```

Semantics / Reasoning

Universiteit Utrecht

### Sequential simulation

▶ We "run" the causal eval to get a Stream based eval

```
\Gamma: (\alpha : Set) \rightarrow Set
\Gamma = \text{List}^+
\Rightarrow : (\alpha \ \beta : Set) \rightarrow Set
\alpha \Rightarrow \beta = \Gamma \alpha \rightarrow \beta
run : \forall \{\alpha \ \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (Stream \ \alpha \rightarrow Stream \ \beta)
run f(x^0 :: x^+) = \operatorname{run}' f((x^0, []), \flat x^+) where
      \operatorname{run}' : \forall \{\alpha \ \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (\Gamma \ \alpha \times \operatorname{Stream} \ \alpha) \rightarrow \operatorname{Stream} \ \beta
      \operatorname{run}' f((x^0, x^-), (x^1 :: x^+)) =
              f(x^0, x^-) :: \sharp run' f((x^1, x^0 :: x^-), \flat x^+)
[\![ ]\!] *' : \{i \ o : \mathbb{N}\} \to \mathbb{C}' \ i \ o \to (\mathsf{Stream} \ (\mathsf{W} \ i) \to \mathsf{Stream} \ (\mathsf{W} \ o))
```

#### ntro

Quick intro

## Dive into Π-Ware

Two levels of abstraction

Semantics / Reasoning Netlists

### Current / next steps

Next steps

Universiteit Utrecht

 $[ ] *' = run \circ [ ] ]$ 

### Reasoning about circuit properties

- ▶ Use and and street to express circuit behaviour
- ▶ Functional correctness: equality with some specification
  - Also depends on the Synthesizable instances
  - Could benefit from proof automation (case analysis, etc.)
  - Investigating "proof combinators"

```
proofFaddBool : \forall \ a \ b \ c \rightarrow [\![ \ \text{fadd} \ ]\!] \ ((a \ , b) \ , c) \equiv \text{faddSpec} \ a \ b \ c proofFaddBool true true true = refl proofFaddBool true true false = refl proofFaddBool true false true = refl proofFaddBool true false false = refl proofFaddBool true false false = refl proofHaddBool : \forall \ a \ b \rightarrow [\![ \ \text{hadd} \ ]\!] \ (a \ , b) \equiv \text{haddSpec} \ a \ b proofHaddBool a \ b = \text{cong} \ (\_,\_ \ (a \land b)) \ (\text{xorEquiv} \ a \ b)
```

#### Intro

Quick int

Inspired b

#### Dive into II-Ware

Circuit syntax

Semantics / Reasoning


Netlists

Current / next



### Properties of sequential circuits

- Defining correctness of sequential circuits is not so trivial
- ▶ One (very simple) example: a shift register



Currently working in this area

#### Intro

Quick intro Context

### Dive into Π-Ware

Π-Ware

Two levels of abstraction

Semantics / Reasoning Netlists

### Current / next



## Compiling to VHDL

- ▶ Π-Ware shall support compiling circuits into VHDL netlists
  - Main goal: generate synthesizable (IEEE 1076.3)
  - Secondary: hierarchical descriptions (components)
- ▶ Work in progress
  - More critical problems to be solved first

#### Intro

Quick intro Context Inspired by

### Dive into Π-Ware

Two levels of abstractio

Semantics / Reasonin

#### Netlists

Current / next steps

Current work



### Compiling to VHDL

#### Requirements for VHDL generation:

- ▶ The DSL must be deep-embedded
- "Fundamental" gates need to have a structural definition
  - Extra field of Gates
  - Mapping each gate to a piece of VHDL abstract syntax.
- To support hierarchical modeling:
  - Some form of "component" declaration in the circuit types
    - Investigate approaches for naming
    - Reflection could help

#### Intro

Context

Inspired by

#### Dive into Π-Ware

Two levels of abstraction

Netlists

steps

Next steps



### Section 3

Current / next steps

#### ntro

Context

Inspired

#### Dive into Π-Ware

Circuit syntax

Semantics / Reasoning

Netlists

### Current / next steps



#### Current work

- ▶ Proof properties of sequential circuits
  - Using bisimilarity
  - For example, for the shift register we have seen:

```
\label{eq:shift} \begin{array}{l} \text{shift} \ : \ \mathbb{C} \ \mathsf{B} \ \mathsf{B} \\ \\ \text{shift} \ = \ \mathsf{delay}\mathbb{C} \ \mathsf{pSwap} \\ \\ \\ \text{proofShiftTail} \ : \ \forall \ \{\mathit{ins}\} \ \to \ \mathsf{tail} \ ([\![\ \mathsf{shift}\ ]\!]* \ \mathit{ins}) \ \approx \ \mathit{ins} \\ \\ \\ \text{proofShiftTail} \ = \ \mathsf{undefined} \end{array}
```

#### Intro

Quick intr Context Inspired by

### Dive into Π-Ware

Two levels of abstraction
Semantics / Reasoning

Current / next

#### Current work



#### Current work

#### Proof combinators

#### Intro

Quick intro Context Inspired by

#### Dive into Π-Ware

Two levels of abstraction
Semantics / Reasoning

### Current / next

Current work



### Next steps

- ▶ VHDL generation
- Proof automation
  - Case analysis, boring proofs reflection
  - Better instance search
    - Auto (Kokke, Swierstra)



Thank you!

Questions?

