
High-level algorithm
Software
Hardware
Programming
Source code
Compile to VM
Intermediate code
Compile to arch
Assembly code
Assembler
Machine code
Linker
Program image
Architectural design
RTL Description
RTL synthesis
Netlist
Technology mapping
Mapped netlist
Place & route
Floorplan
FPGA bitgen / ASIC fab
FPGA bitfile / ASIC mask