# Π-Ware: An Embedded Hardware Description Language using Dependent Types

Author: João Paulo Pizani Flor

<joaopizani@uu.nl>

Supervisor: Wouter Swierstra

<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences
Utrecht University

Tuesday 26<sup>th</sup> August, 2014

Introduction
What is ∏-Ware

Background

Research Question

Research Question /

OTP / Agda

Agda

∏-Ware

Semantics

Conclusions

Limitations



### What is ∏-Ware

#### Introduction

#### What is Π-Ware

Background

### Question

Research Question /

#### DTP / Agda

Agda

#### Π-Ware

Syntax Semantics

#### Proofs

#### Conclusions

Limitations



### What is Π-Ware

" $\Pi$ -Ware is a Domain-Specific Language (DSL) for hardware, embedded in the dependently-typed Agda programming language. It allows for the description, simulation, synthesis and verification of circuits, all in the same language."

Introduction

What is Π-Ware

Research

Research Question /

DTP / Agda

Anda

Agda

- vvare

Semantics

onclusions

Conclusions



### Background

Introduction
What is Π-Ware

Background

Research

Question

Methodology

DTP / Agda

Big picture

Agda

i i-vvare

Syntax

emantics

Conclusions

Limitations



# Hardware design is hard(er)

- ▶ Strict(er) correctness requirements
  - You can't simply update a full-custom chip after production
    - Intel Pentium's FDIV
  - Expensive verification / validation
    - Up to 50% of development costs
- ▶ Low-level details (more) important
  - Layout / area
  - Power consumption / fault tolerance

What is Π-Ware

Background

Research

Research Question

DTP / Agda Big picture

□ \//ar

Syntax Semantics

Proofs

Conclusions



# Hardware design is growing

- ▶ Moore's law will still apply for some time
  - We can keep packing more transistors into same silicon area
- ▶ **But** optimizations in CPUs display diminishing returns
  - Thus, more algorithms directly in hardware

Mhat is Π-Ware

Background

Research Question

Research Question /

DTP / Agda

Agda

Π-War

Syntax Semantics

Conclusions

Limitations



# Hardware Description Languages

- ▶ All started in the 1980s
- ▶ De facto industry standards: VHDL and Verilog
- ▶ Were intended for *simulation*, not modelling or synthesis
  - Unsynthesizable constructs
  - Widely variable tool support

Mhat is Π-Ware

Background

Research Question

Research Question

OTP / Agda

Big picture Agda

Π-Ware

Syntax Semantics

Conclusions

Limitations



# Functional Programming

- ▶ Easier to *reason* about program properties
- ▶ Inherently parallel and stateless semantics
  - · In contrast to imperative programming

Introduction

Background

Research

Research Question

DTP / Agda

Big picture

Agda

Π-Ware

Syntax Semantics

Proofs

Conclusions

Limitations



# Functional Hardware Description

- A functional program describes a circuit
- Several functional Hardware Description Languages (HDLs) during the 1980s
  - For example, μFP [Sheeran, 1984]
- Later. embedded hardware DSLs
  - For example, Lava (Haskell) [Bjesse et al., 1998]

Background



### Embedded DSLs for Hardware

- ▶ Lava
  - Simulation / Synthesis / Verification
  - Limitations: almost untyped / no size checks

```
adder :: (Signal Bool, ([Signal Bool], [Signal Bool]))

-> ([Signal Bool], Signal Bool)
```

- Others:
  - ForSyDe [Sander and Jantsch, 1999]
  - · Hawk [Launchbury et al., 1999], etc.

What is Π-Ware

Background

Research Question

Research Question /

DTP / Agda

I-VVare

Syntax Semantics

Conclusions

Limitations



- ▶ Dependent type systems: systems in which types can depend on values
- ▶ It makes a big difference:
  - More expressivity
  - Certified programming
- DTP often touted as "sucessor" of functional programming
  - Very well-suited for DSLs [Oury and Swierstra, 2008]

What is Π-Ware

Danasuah

Research Question

Research Question /

OTP / Agda

Agda

∏-Ware

Syntax Semantics

roofs

Conclusions Limitations



# Research Question / Methodology

Introduction

Background

Research Question

Research Question / Methodology

......

Big picture

Agda

I I-Ware

Semantics

roofs

Conclusions

Limitations



# Research Question / Methodology

### Question:

- What are the improvements that Dependently-Typed Programming (DTP) can bring to hardware design?
  - Compared to other functional hardware languages

### Methodology:

- Develop a hardware DSL, embedded in a dependently-typed language (Agda)
  - Called Π-Ware
  - Allowing simulation, synthesis and verification

### What is II Ware

Background

Research Question

Research Question / Methodology

DTP / Agda Big picture

Π-Wan

Syntax

Proofs

Conclusions



### Big picture

#### Introduction

What is II-Ware

### Question

Research Question Methodology

#### DTD / A...l-

### Big picture

Agda

#### Π-Ware

Semantics

#### roofs

Conclusions

#### Limitations



- Disclaimer: Suspend disbelief in syntax
  - · Examples are in Agda
  - · Syntax similar to Haskell, details further ahead
- Types can depend on values
  - Example:

```
data Vec (a : Set) : \mathbb{N} \to Set where...
```

Compare with Haskell:

```
data List (a :: *) :: * where
```

- Types of arguments can depend on values of previous arguments
  - · Ensure a "safe" domain
  - take :  $(m : \mathbb{N}) \to \text{Vec } \alpha \ (m+n) \to \text{Vec } \alpha \ m$

Introduction

Background

Research

Research Question

DTP / Agda

Agda

П-Wa

Syntax

emantics roofs

Conclusions

Limitations Future work





- ▶ Type checking requires *evaluation* of functions
  - We want Vec Bool (2 + 2) to unify with Vec Bool 4
- ▶ Consequence: all functions must be total
- ► Termination checker (heuristics)
  - Structurally-decreasing recursion
  - This passes the check:

```
add : \mathbb{N} \to \mathbb{N} \to \mathbb{N}
add zero y = y
add (suc x') y = \text{suc (add } x' y)
```

• This does not:

```
silly: \mathbb{N} \to \mathbb{N}
silly zero = zero
silly (suc n') = silly | n' /2|
```

#### Introduction

What is ∏-Ware

Research

Research Question

DTP / Agda
Big picture

Ngda

∏-War

emantics

roofs

Conclusions



▶ Dependent pattern matching can *rule out* impossible cases

► Classic example: safe head function

```
head : Vec \alpha (suc n) \rightarrow \alpha
head (x :: xs) = x
```

• The **only** constructor returning  $Vec \alpha$  (suc n) is  $\_::\_$ 

What is Π-Ware

Background

Research Question

Research Question

DTP / Agda

Big picture

7 147

I-VVare

iemantics

roofs

Conclusions



# Depedent types as logic

- Programming language / Theorem prover
  - Types as propositions, terms as proofs [Wadler, 2014]
- ► Example:
  - Given the relation:

```
data \_ \le \_ : \mathbb{N} \to \mathbb{N} \to \text{Set where}

z \le n : \forall \{n\} \to \text{zero} \le n

s \le s : \forall \{m \ n\} \to m \le n \to \text{suc } m \le \text{suc } n
```

• Proposition:

twoLEQFour : 
$$2 \le 4$$

Proof:

```
twoLEQFour = s \le s (s \le s z \le n)

s \le s (s \le s (z \le n : 0 \le 4) : 1 \le 4) : 2 \le 4
```

What is Π-Ware
Background

Research Question

Research Question /

DTP / Agda Big picture

Agda

Syntax

emantics

Conclusions





## Agda

Introduction

Background

Research Question

Research Question

DTP / Agda

Agda

Π-Ware

Syntax

emantics

Conclusions

Limitations



# Agda syntax for Haskell programmers

- ► Liberal identifier lexing (Unicode everywhere)
  - $a \equiv b + c$  is a valid identifer,  $a \equiv b + c$  an expression
  - Used a lot in Agda's standard library: X, ⊎, ∧
  - And in Π-Ware: C, [ c ], ↓, ↑
- ▶ Mixfix notation
  - \_[\_]:=\_ is the vector update function: v [ # 3 ] := true.
  - \_[\_]:=\_ v (# 3) true ⇔ v [ # 3 ] := true
- ▶ Almost nothing built-in
  - $\_+\_$  :  $\mathbb{N} \to \mathbb{N} \to \mathbb{N}$  defined in Data.Nat
  - if then else : Bool  $\rightarrow \alpha \rightarrow \alpha \rightarrow \alpha$  defined in Data.Bool

What is Π-Ware
Background

Research Question

Research Question , Methodology

DTP / Agda
Big picture
Agda

-Ware

Syntax

Semantics Proofs

Conclusions

Limitations Future work



# Agda syntax for Haskell programmers

- Implicit arguments
  - Don't have to be passed if Agda can guess it
  - Syntax:  $\varepsilon$  :  $\{\alpha : \mathsf{Set}\} \to \mathsf{Vec} \ \alpha \ \mathsf{zero}$
- ▶ "For all" syntax:  $\forall n \iff (n : \_)$ 
  - Where \_ means: guess this type (based on other args)
  - Example:
    - $\forall n \rightarrow \text{zero} \leq n$
    - data  $\_\leq\_$ :  $\mathbb{N} \to \mathbb{N} \to \mathsf{Set}$
- ▶ It's common to combine both:
  - $\forall \{\alpha \ n\} \rightarrow \mathsf{Vec} \ \alpha \ (\mathsf{suc} \ n) \rightarrow \alpha \Longleftrightarrow \{\alpha : \_\} \{n : \_\} \rightarrow \mathsf{Vec} \ \alpha \ n \rightarrow \alpha$

Introduction

Background

Research

Research Question , Methodology

OTP / Agda

Agda

Π-War

Syntax Semantics

roofs

Conclusions





### Syntax

#### Introduction

What is II-Ware Background

#### Research Question

Research Question

### DTP / Agda

Agda

#### Π-Ware

Syntax

Proofs

#### Conclusions

Limitations



### Low-level circuits

- Structural representation
- ▶ Untyped but *sized*

```
data \mathbb{C}': \mathbb{N} \to \mathbb{N} \to \mathbf{Set} data \mathbb{C}' where
```

Nil :  $\mathbb{C}'$  zero zero

Gate :  $(g\# : Gates\#) \rightarrow \mathbb{C}' (|in| g\#) (|out| g\#)$ 

Plug :  $\forall \{i \ o\}$   $\rightarrow (f : \operatorname{Fin} o \rightarrow \operatorname{Fin} i) \rightarrow \mathbb{C}' i \ o$ 

$$\mathsf{DelayLoop} \,:\, (c\,:\,\mathbb{C}'\,\,(i+l)\,\,(o+l))\,\,\{\mathsf{comb}'\,\,c\}\,\to\,\mathbb{C}'\,\,i\,\,o$$

Introduction

Background

Research Question

Research Question / Methodology

TP / Agda

Agda

I I-VVare Syntax

Semantics

Constant

Conclusions

Limitations Future work



### **Atoms**

- ▶ How to carry values of an Agda type in *one* wire
- ▶ Defined by the Atomic type class in PiWare.Atom

```
record Atomic : Set<sub>1</sub> where field
```

Atom : Set |Atom|-1 :  $\mathbb{N}$ 

n→atom : Fin (suc |Atom|-1) → Atom atom→n : Atom → Fin (suc |Atom|-1)

inv-left :  $\forall i \rightarrow atom \rightarrow n \ (n \rightarrow atom \ i) \equiv i$ inv-right :  $\forall a \rightarrow n \rightarrow atom \ (atom \rightarrow n \ a) \equiv a$ 

```
|Atom| = suc |Atom|-1
Atom# = Fin |Atom|
```

What is Π-Ware

Research

Research Question /

Big picture

Π-Ware Syntax

> Semantics Proofs

Conclusions

Limitations



### **Atomic instances**

- Examples of types that can be Atomic
  - Bool, std\_logic, other multi-valued logics
  - · Predefined in the library: PiWare.Atom.Bool
- First, define how many atoms we are interested in
  - Need at least 1 (later why)

$$|B|-1 = 1$$
  
 $|B| = suc |B|-1$ 

Friendlier names for the indices (elements of Fin 2)

```
pattern False# = Fz
pattern True# = Fs Fz
```

What is Π-Ware
Background

Research Question

Research Question

DTP / Agda Big picture

Π-Ware

Syntax Semantics

Proofs

Conclusions



# Atomic instance (Bool)

▶ Bijection between  $\{n \in \mathbb{N} \mid n < 2\}$  (Fin 2) and Bool

```
n \rightarrow B = \lambda { False# \rightarrow false; True# \rightarrow true } B \rightarrow n = \lambda { false \rightarrow False#; true \rightarrow True# }
```

▶ Proof that  $n \rightarrow B$  and  $B \rightarrow n$  are inverses

```
inv-left-B = \lambda { False# \rightarrow refl; True# \rightarrow refl; } inv-right-B = \lambda { false \rightarrow refl; true \rightarrow refl }
```

With all pieces at hand, we construct the instance

```
Atomic-B = record { Atom = B

; |Atom|-1 = |B|-1

; n\rightarrow atom = n\rightarrow B

; atom\rightarrow n = B\rightarrow n

; inv-left = inv-left-B

; inv-right = inv-right-B }
```

ntroduction
What is Π-Ware

Background

Question

Research Question /

DTP / Agda
Big picture

I-VVare Syntax

Semantics

Proofs

Conclusions

Limitations



### Gates

- ▶ Circuits parameterized by collection of *fundamental gates*
- Examples:
  - {NOT, AND, OR} (BoolTrio)
  - {NAND}
  - · Arithmetic, Crypto, etc.
- ► The definition of what means to be such a collection is in PiWare.Gates.Gates

What is П-Ware

Question

Research Question /

DTP / Agda
Big picture

Agda

Syntax

emantics

Conclusions

Conclusions
Limitations



# The Gates type class

```
W: \mathbb{N} \to Set
W = Vec Atom
record Gates: Set where
field

|Gates|: \mathbb{N}
|in| |out|: Fin |Gates| \to \mathbb{N}
spec : (g: Fin |Gates|)
\to (W (|in| |g) \to W (|out| |g))

Gates# = Fin |Gates|
```

Introduction

What is II-Ware

Research Question

Research Question /

Big picture

Agua

Syntax

Semantics Proofs

Conclusions

Limitations



### Gates instances

- ► Example: PiWare.Gates.BoolTrio
- ▶ First, how many gates are there in the library

```
|BoolTrio| = 5
```

▶ Then the friendlier names for the indices

```
pattern FalseConst# = Fz

pattern TrueConst# = Fs Fz

pattern Not# = Fs (Fs Fz)

pattern And# = Fs (Fs (Fs Fz))

pattern Or# = Fs (Fs (Fs (Fs Fz)))
```

#### Introduction

What is  $\Pi$ -Ware Background

#### Research Question

Research Question / Methodology

### DTP / Agda

Agda

### Syntax

Proofs

### Conclusions



# Gates instance (BoolTrio)

▶ Defining the *interfaces* of the gates

```
|in| FalseConst# = 0

|in| TrueConst# = 0

|in| Not# = 1

|in| And# = 2

|in| Or# = 2
```

 $|out| _ = 1$ 

▶ And the specification function for each gate

```
\begin{array}{lll} \operatorname{spec-false} & \_ & = [ \ \operatorname{false} \ ] \\ \operatorname{spec-true} & \_ & = [ \ \operatorname{true} \ ] \\ \operatorname{spec-not} & (x :: \varepsilon) & = [ \ \operatorname{not} x \ ] \\ \operatorname{spec-and} & (x :: y :: \varepsilon) & = [ \ x \land y \ ] \\ \operatorname{spec-or} & (x :: y :: \varepsilon) & = [ \ x \lor y \ ] \end{array}
```

Introduction
What is Π-Ware

-----

Question

Methodology

Big picture

Π-War

Syntax

Semantics Proofs

Conclusions

Limitations Future work



# Gates instance (BoolTrio)

Mapping each gate index to its respective specification

```
specs-BoolTrio FalseConst# = spec-false

specs-BoolTrio TrueConst# = spec-true

specs-BoolTrio Not# = spec-not

specs-BoolTrio And# = spec-and

specs-BoolTrio Or# = spec-or
```

With all pieces at hand, we construct the instance

Introduction
What is Π-Ware

Danasala

Question

Methodology

Big picture

□ \//<sub>~</sub>

Syntax

Semantics Proofs

Conclusions

Limitations Future work



# High-level circuits

- ▶ User is not supposed to describe circuits at low level (C')
- ► The high level circuit type (ℂ) allows for typed circuit interfaces
  - Input and output indices are Agda types

```
data \mathbb{C} (\alpha \beta : Set) {i \ j : \mathbb{N}} : Set where

Mk\mathbb{C} : {\{s\alpha : \psi \text{W} \uparrow \alpha \{i\} \}\}} {\{s\beta : \psi \text{W} \uparrow \beta \{j\} \}\}}

\rightarrow \mathbb{C}' \ i \ j \rightarrow \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\}
```

- Mkℂ takes:
  - Low level description (ℂ¹)
  - Information on how to synthesize elements of  $\alpha$  and  $\beta$ 
    - Passed as instance arguments (class constraints)

Introduction

Background

Research Question

Research Question /

DTP / Agda Big picture

П \//--

Syntax

Semantics

Conclusions

Limitations



# Synthesizable

- ▶ \#W↑ type class (pronounced Synthesizable)
  - Describes how to synthesize a given Agda type  $(\alpha)$
  - Two fields: from element of  $\alpha$  to a word and back

```
record \Downarrow W \Uparrow (\alpha : Set) \{i : \mathbb{N}\} : Set where constructor <math>\Downarrow W \Uparrow [\_, \_] field \Downarrow : \alpha \to W i \Uparrow : W i \to \alpha
```

Introduction

Background

Research Question

Research Question

TP / Agda

Agda

Syntax

Semantics

Proofs

Conclusions

Limitations



# **₩**M↑ instances

- Any finite type can have such an instance
- ▶ Predefined in the library: Bool; \_x\_; \_⊎\_; Vec
- Example: instance for products (\_x\_)

up  $.( \downarrow a ++ \downarrow b) \mid \downarrow a, \downarrow b, \text{ refl} = \uparrow \downarrow a, \uparrow \downarrow b$ 

Introduction

Background

Research Question

Research Question /

IP / Ag

Agda

Syntax

Semantics

Conclusions

Limitations

Future work

Universiteit Utrecht

# Synthesizable

- ▶ Both fields **↓** and **↑** should be inverses of each other
  - Due to how high-level simulation is defined using 
     ↓ and ↑
- Not enforced as a field of of ↓W↑
  - Too big of a proof burden while quick prototyping

Introduction

Background

Research Question

Research Question /

OTP / Agda

Agda

Agua

Syntax

Semantics

Proofs

Conclusions

Limitations



### **Semantics**

Introduction

Background

Research Question

Research Question

DTD / A I

Big picture Agda

Π-Ware

yntax

Semantics

oofs

onclusions

Limitations



## Circuit semantics

- ▶ Synthesis semantics: produce a netlist
  - Tool integration / implement in FPGA or ASIC.
- Simulation semantics: execute a circuit
  - · Given circuit model and inputs, calculate outputs
- ▶ Other semantics possible:
  - · Timing analysis, power estimation, etc.
  - This possibility guided Π-Ware's development

Introduction

Background

Research Question

Research Question

OTP / Agda

Agda

Syntax

Semantics

Proofs

Conclusions

Limitations



# Synthesis semantics

- ▶ Netlist: digraph with *gates* as nodes and *buses* as edges
- Synthesis semantics: given netlists of subcircuits, build combination

Nil : ℂ 0 0

 $i o : \mathbb{N}$   $f : Fin o \rightarrow Fin i$ Plug  $f : \mathbb{C} i o$ 

g#: Gate#


Gate  $g# : \mathbb{C}$  (ins g#) (outs g#)

 $c : \mathbb{C} (i+l) (o+l)$ DelayLoop :  $\mathbb{C} i o$ 





ins g# outs g#



#### Introduction

Background

Research Question

Research Question / Methodology

DTP / Agda Big picture

Π-Ware

Semantics

Conclusions

Limitations

Universiteit Utrecht


# Synthesis semantics


 $\begin{array}{c} C_1 : \mathbb{C} \text{ i m} \\ C_2 : \mathbb{C} \text{ m o} \end{array}$   $C_1 ) C_2 : \mathbb{C} \text{ i o}$ 


C1:  $\mathbb{C}$  i1 O1
C2:  $\mathbb{C}$  i2 O2
C1 |' C2:  $\mathbb{C}$  (i1+i2) (O1+O2)

C1 : ℂ i1 O C2 : ℂ i2 O

C1 |+' C2 : ℂ (1+(i1⊔i2)) O







Introduction

Background

Research Question

Research Question , Methodology

DTP / Agda
Big picture

I I-Ware

Semantics

roots

Limitations

Universiteit Utrecht

# Synthesis semantics

## Missing "pieces":

- ▶ Adapt Atomic
  - New field: a VHDLTypeDecl
    - Such as: type ident is (elem1, elem2);
    - Enumerations, integers (ranges), records.
  - New field: atomVHDL : Atom# → VHDLExpr
- ▶ Adapt Gates
  - · For each gate, a corresponding VHDLEntity
  - netlist :  $(g# : Gates#) \rightarrow VHDLEntity (|in| g#) (|out| g#)$ 
    - The VHDL entity has the interface of corresponding gate

What is II-Ware

Background

Research Question

Research Question /

OTP / Agda

Big picture Agda

7-Ware

Syntax Semantics

Proofs

Conclusions

Limitations



## Simulation semantics

- ▶ Two levels of abstraction
  - High-level simulation ( $[\![ \_ ]\!]$ ) for high-level circuits ( $\mathbb C$ )
  - Low-level simulation ( $[\![\_]\!]'$ ) for low-level circuits ( $\mathbb{C}'$ )
- Two kinds of simulation
  - Combinational simulation ([\_]) for stateless circuits
  - Sequential simulation ([\_]\*) for stateful circuits
- ▶ High level defined in terms of low level

#### Introduction

What is  $\Pi$ -Ware Background

#### Research Question

Research Question

## OTP / Agda

Agda

#### Syntay

Semantics

## roofs

Conclusions

## Conclusions



# Combinational simulation (excerpt)

```
[\![ ]\!]': \forall \{i \ o\} \rightarrow (c: \mathbb{C}' \ i \ o) \{p: \mathsf{comb}' \ c\} \rightarrow (\mathsf{W} \ i \rightarrow \mathsf{W} \ o)
   [Ni] ]' = const \varepsilon
   [ Gate g# ] ' = spec g#
      [\![ Plug p ]\!]' = plugOutputs p
      [\![ DelayLoop \ c \ ]\!]' \{()\} \ v
[ c_1 \rangle \rangle c_2 \rangle \langle c_2 \rangle \langle c_1 \rangle \langle c_2 \rangle \langle c_
[ ] _{-}| +'_{-} \{i_{1}\} c_{1} c_{2} ]' \{p_{1}, p_{2}\} =
                                                 [ [ c_1 ]' \{ p_1 \}, [ c_2 ]' \{ p_2 \} ]' \circ \text{untag } \{ i_1 \}
```

## ▶ Remarks:

- Proof requires c to be combinational
- Gate case uses specification function
- DelayLoop case can be discharged



Semantics



# Sequential simulation

- ▶ Inputs and outputs become Streams
  - $\mathbb{C}'$  i  $o \Longrightarrow \mathsf{Stream} (\mathsf{W} \ i) \to \mathsf{Stream} (\mathsf{W} \ o)$
  - Stream: infinite list
- ▶ We can't write a recursive evaluation function over Streams
  - Sum case (\_|+'\_) needs a function of type (Stream (α ⊌ β) → Stream α × Stream β)
    - What if there are no lefts (or rights)?
- ▶ A stream function is not an accurate model for hardware
  - A function of type (Stream  $\alpha \to \text{Stream } \beta$ ) can "look ahead"
  - For example, tail  $(x_0 :: x_1 :: x_2 :: x_s) = x_1 :: x_2 :: x_s$

What is Π-Ware

Research

Research Question /

OTP / Agda Big picture

Π-Ware

Syntax

Semantics Proofs

Conclusions



## Causal stream functions

Solution: sequential simulation based on causal stream function

# Some definitions:

► Causal context: past + present values

$$\Gamma c : (\alpha : Set) \rightarrow Set$$
  
 $\Gamma c \alpha = \alpha \times List \alpha$ 

► Causal stream function: produces **one** (current) output

$$\_\Rightarrow c\_ : (\alpha \ \beta : Set) \rightarrow Set$$
  
 $\alpha \Rightarrow c \ \beta = \Gamma c \ \alpha \rightarrow \beta$ 

Introduction

Background

Research Question

Research Question /

DTP / Agda

Agda

Syntax

Semantics

roofs

Conclusions



# Causal sequential simulation

Core sequential simulation function:

$$\llbracket \ c_1 \ \rangle\hspace{-0.05cm}\rangle\hspace{-0.05cm} / \ c_2 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \ = \ \llbracket \ c_2 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \circ \mathsf{map}^+ \ \llbracket \ c_1 \ \rrbracket\hspace{-0.05cm} \mathtt{c} \circ \mathsf{tails}^+$$

- ▶ Nil, Gate and Plug cases use combinational simulation
- DelayLoop calls a recursive helper (delay)
- ► Example structural case: \_\(\right)\'\_ (sequence)
  - Context of  $[ c_1 ] c$  is context of the whole compound
  - Context of  $[\![ c_2 ]\!]$ c is past and present *outputs* of c1

Introduction

Background

Research Question

Research Question , Methodology

DTP / Agda
Big picture

Syntax

Semantics

roots

Conclusions



# Sequential simulation

- We can then "run" the step-by-step function to produce a whole Stream
  - Idea from "The Essence of Dataflow Programming" [Uustalu and Vene, 2005]

$$\begin{array}{l} \operatorname{runc}' \,:\, (\alpha \Rightarrow \subset \beta) \to (\Gamma \subset \alpha \times \operatorname{Stream} \, \alpha) \to \operatorname{Stream} \, \beta \\ \operatorname{runc}' \, f \, ((x^0 \,,\, x^-) \,,\, (x^1 \,::\, x^+)) = \\ f \, (x^0 \,,\, x^-) \,::\, \sharp \, \operatorname{runc}' \, f \, ((x^1 \,,\, x^0 \,::\, x^-) \,,\, \flat \, x^+) \end{array}$$

```
runc : (\alpha \Rightarrow c \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)
runc f(x^0 :: x^+) = \text{runc'} f((x^0, []), \flat x^+)
```

Obtaining the stream-based simulation function:

$$[\![ ]\!] *' : \forall \{i \ o\} \to \mathbb{C}' \ i \ o \to (\mathsf{Stream} \ (\mathsf{W} \ i) \to \mathsf{Stream} \ (\mathsf{W} \ o))$$

$$[\![ ]\!] *' = \mathsf{runc} \circ [\![ ]\!] \mathsf{c}$$

Introduction
What is Π-Ware

Background

Research Question

Research Question /

OTP / Agda
Big picture

Syntax

Semantics

roofs

onclusions

Future work

Universiteit Utrecht

46

## **Proofs**

#### Introduction

What is II-Ware Background

## Question

Research Question

## DTP / Anda

Agda

#### Π-Ware

yntax

## Proofs

#### onclusion

Limitations



# Properties of circuits

- ▶ Tests and proofs about circuits depend on the *semantics* 
  - We focused on the functional simulation semantics
  - Other possibilities (gate count, critical path, etc.)
- ▶ Very simple sample circuit to illustrate: XOR

Introduction

Background

Research Question

Research Question

DTP / Agda

Big picture Agda

Π-War

Syntax


Proofs

roofs

onclusions



# Sample circuit: XOR



$$\begin{array}{l} \underline{\vee}\mathbb{C} \,:\, \mathbb{C} \,\left(\mathsf{B} \times \mathsf{B}\right) \,\mathsf{B} \\ \underline{\vee}\mathbb{C} = \,\,\mathsf{pFork} \times \\ \qquad \qquad \qquad \rangle \,\left(\neg\mathbb{C} \,\mid\mid \, \mathsf{id}\mathbb{C} \,\,\right) \,\wedge\mathbb{C}) \,\mid\mid \, (\mathsf{id}\mathbb{C} \,\mid\mid \, \neg\mathbb{C} \,\,\right) \,\wedge\mathbb{C}) \\ \qquad \qquad \qquad \rangle \,\,\vee\mathbb{C} \end{array}$$

#### Introduction

What is ∏-Ware

#### Research Question

Research Question Methodology

## OTP / Agda

Big picture Agda

#### II-Ware

Semantics

#### Proofs

Conclusions

## Limitations



# Specification of XOR

- ▶ To define correctness we need a specification function
  - Listing all possibilities (truth table)
  - Based on pre-exisiting functions (standard library)
- ▶ Truth table

```
\begin{array}{l} \underline{\vee}\mathbb{C}\text{--spec-table} : (B \times B) \to B \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{false}) = \text{false} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{false} \ \ , \ \text{true} \ ) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{false}) = \text{true} \\ \underline{\vee}\mathbb{C}\text{--spec-table} \ \ (\text{true} \ \ , \ \text{true} \ ) = \text{false} \\ \end{array}
```

#### Introduction

What is Π-Ware Background

#### Research Question

Research Question /

## TP / Agda

Agda

#### Π-War

Semantics

#### Proofs

Conclusions

#### Limitations



# Proof of XOR (truth table)

```
\begin{array}{lll} \underline{\vee}\mathbb{C}-\mathsf{proof-table} : & \underline{\|} \underline{\vee}\mathbb{C} & \underline{\|} & (a\ ,\ b) & \underline{\vee}\mathbb{C}-\mathsf{spec-table} & (a\ ,\ b) \\ \underline{\vee}\mathbb{C}-\mathsf{proof-table} & \mathsf{false} & \mathsf{false} & = \mathsf{refl} \\ \underline{\vee}\mathbb{C}-\mathsf{proof-table} & \mathsf{false} & \mathsf{true} & = \mathsf{refl} \\ \underline{\vee}\mathbb{C}-\mathsf{proof-table} & \mathsf{true} & \mathsf{false} & = \mathsf{refl} \\ \underline{\vee}\mathbb{C}-\mathsf{proof-table} & \mathsf{true} & \mathsf{true} & = \mathsf{refl} \\ \end{array}
```

- ▶ Proof by case analysis
  - Can probably be automated by reflection [van der Walt and Swierstra, 2013]

What is Π-Ware

Research

Question

Research Question , Methodology

DTP / Agda
Big picture

Big picture Agda

I-Ware

iyntax iemantics

Proofs

Conclusions



# Specification of XOR

▶ Based (\_xor\_) from Data.Bool

```
\_xor\_: B \rightarrow B \rightarrow B
true xor b = not b
false xor b = b
```

► Adapted interface to match exactly <u>∨</u>ℂ

```
\ensuremath{\underline{\vee}} \mathbb{C}\text{-spec-subfunc} : (B \times B) \to B
\ensuremath{\underline{\vee}} \mathbb{C}\text{-spec-subfunc} = uncurry' _xor_
```

Introduction

Background

Research Question

Research Question

OTP / Agda

Big picture Agda

I I-Ware

Syntax Semantics

Proofs

Conclusions

Limitations



# Proof of XOR (pre-existing)

▶ Proof based on <u>V</u>C-spec-subfunc

$$\underline{\vee}\mathbb{C}$$
-proof-subfunc :  $[\![\underline{\vee}\mathbb{C}]\!]$   $(a,b) \equiv \underline{\vee}\mathbb{C}$ -spec-subfunc  $(a_{\text{Res}},b_{\text{duestion}})_{\text{Methodology}}$ 

- ▶ Need a lemma to complete the proof
  - Circuit is defined using {NOT, AND, OR}
  - xor is defined directly by pattern matching

$$\underline{\vee}\mathbb{C}$$
-xor-equiv : (not  $a \wedge b$ )  $\vee$  ( $a \wedge$  not  $b$ )  $\equiv$  ( $a \times b$ )

Question

Proofs



## Circuit "families"

- ▶ We can also prove properties of circuit "families"
- Example: an AND gate definition with generic number of inputs

```
\begin{array}{ll} \operatorname{andN}' : \forall \ n \to \mathbb{C}' \ n \ 1 \\ \operatorname{andN}' \ \operatorname{zero} \ = \ \mathsf{T}\mathbb{C}' \\ \operatorname{andN}' \ (\operatorname{suc} \ n) = \operatorname{id}\mathbb{C}' \ |' \ \operatorname{andN}' \ n \ \rangle\!\rangle' \ \wedge \mathbb{C}' \end{array}
```

- Example proof: when all inputs are true, output is true
  - For any number of inputs
  - Proof by induction on n (number of inputs)

#### Introduction

What is  $\Pi$ -Ware Background

#### Research Question

Research Question /

DTP / Agda

Agda

## Cuntary

Semantics

## Proofs

onclusions

Limitations



## **Problems**

▶ This proof is done at the low level

```
proof-andN': \forall n \rightarrow [andN' n]' (replicate true) \equiv [true]_{Research Question}
proof-andN' zero
                         = refl
proof-andN' (suc n) = cong (spec-and \circ (_::_ true))
                                   (proof-andN' n)
```


- Still problems with inductive proofs in the high level
  - Guess: definition of ℂ and □ prevent goal reduction

Proofs



# Sequential proofs

Example of sequential circuit: a register



Respective Π-Ware circuit description

Introduction

What is  $\Pi$ -Ware

Research Question

Research Question

OTP / Agda Big picture

Agda

Syntax

Semantics Proofs

Conclusions

Limitations

# Register example

Example (test case) of register behaviour

```
loads inputs: Stream Bool
loads = true:: # (true :: # (false :: # repeat false))
inputs = true:: # (false :: # (true :: # repeat false))
actual = take 42 ( [ reg ] * $ zipWith _,_ inputs loads)

test-reg = actual = true < false < replicate false
```

- Still problems with infinite expected vs. actual comparisons
  - Normal Agda equality (\_≡\_) does not work
  - Need to use bisimilarity

Introduction
What is П-Ware
Background

Research Question

Research Question / Methodology

TP / Agda

Agda

Syntax

Proofs

Conclusions



## Limitations

#### Introduction

What is II-Ware Background

## Question

Research Question /

#### DTD / A...l-

Agda

Syntax Semantics

emantics

#### Conclusions

#### Limitations



## What Π-Ware achieves

- Compare with Lava, Coquet
- Several design activities in the same language
  - Description (untyped / typed)
  - Simulation
  - Synthesis
  - Verification (inductive families of circuits)
- ▶ Well-typed descriptions (ℂ) at compile time
  - Low-level descriptions (ℂ¹) / netlists are well-sized
- ▶ Type safety and totality of simulation due to Agda

#### Introduction

What is Π-Ware

Research

Research Question

OTP / Agda

Agda

∏-War

Syntax

roofs

Conclusions

Limitations



# Current limitations / trade-offs

- Interface of generated netlists is always flat
  - · One input, one output

```
entity fullAdd8 is
port (
    inputs : in std_logic_vector(16 downto 0);
    outputs : out std_logic_vector(8 downto 0)
);
end fullAdd8;
```

- ▶ Due to the indices of  $\mathbb{C}'$  (naturals)
  - Can't distinguish  $\mathbb{C}'$  (1 + 8 + 8) (8 + 1) from  $\mathbb{C}'$  17 9

What is Π-Ware

Background

Research Question

Research Question /

DTP / Agda

Big pictu Agda

Π-Ware

Syntax Semantics

onclusions

Limitations



# Current limitations / trade-offs

- ▶ Proofs for high-level families of circuits
  - Probably due to definitions of ℂ and □
- ▶ Proofs with infinite comparisons (sequential circuits)

Introduction

Background

Research

Research Question

DTP / Agda

Big picture Agda

П \//ок

yntax

emantics

Conclusions

Limitations



## Future work

#### Introduction

What is II-Ware

#### Research Question

Research Question ,

#### DTP / Agda

Agda

#### Π-Ware

Syntax Semantics

#### Proofs

Conclusions

#### Limitations



## Future work

- ▶ Automatic proof by reflection for finite cases
- Prove properties of combinators in Agda
  - Algebraic properties
- Automatic generation of ↓W↑ (Synthesizable) instances
- ▶ More (higher) layers of abstraction

ntroduction
What is Π-Ware

Research

Research Question

OTP / Agda Big picture

Agda

Syntax

Semantics

Conclusions

Limitations



# Thank you! Questions?

Mede mogelijk gemaakt door:

Utrechts Universiteitsfonds





## References I

Bjesse, P., Claessen, K., Sheeran, M., and Singh, S. (1998).

Lava: hardware design in Haskell. *SIGPLAN Not.*, 34(1):174–184.

Launchbury, J., Lewis, J. R., and Cook, B. (1999).
On embedding a microarchitectural design language within haskell.

SIGPLAN Not., 34(9):60-69.

Oury, N. and Swierstra, W. (2008). The power of pi. SIGPLAN Not., 43(9):39–50.

Introduction
What is II-Ware

Possarch

Question

Research Question / Methodology

DTP / Agda Big picture

Π-War

Syntax Semantics

Proofs

Conclusions

Limitations



## References II

Sander, I. and Jantsch, A. (1999).
Formal system design based on the synchrony hypothesis, functional models, and skeletons.
In VISI Design, 1999, Proceedings, Twelfth International

In VLSI Design, 1999. Proceedings. Twelfth International Conference On, pages 318–323. IEEE.

Sheeran, M. (1984).
MuFP, a language for VLSI design.

In Proceedings of the 1984 ACM Symposium on LISP and Functional Programming, LFP '84, pages 104–112, New York, NY, USA. ACM.

Uustalu, T. and Vene, V. (2005).

The essence of dataflow programming.

In Proceedings of the Third Asian Conference on Programming Languages and Systems, APLAS'05, pages 2–18, Berlin, Heidelberg. Springer-Verlag.

Introduction
What is Π-Ware

Docoarch

Question

Research Question / Methodology

Big picture

1-Ware

Syntax Semantics

Conclusions

Limitations Future work

Future work

Universiteit Utrecht

## References III

van der Walt, P. and Swierstra, W. (2013). Engineering proof by reflection in Agda. In Implementation and Application of Functional Languages, pages 157–173. Springer.

Wadler, P. (2014). Propositions as types.

Unpublished note, http://homepages.inf.ed.ac.uk/ wadler/papers/propositions-as-types/ propositions-as-types.pdf.

