

# **ELTD03z**

## **Microcontroladores/Microprocessadores**

### **Teoria\_02a4**

**Prof. Enio R. Ribeiro**

**Universidade Federal de Itajubá - UNIFEI**



# 1. Diagrama microcontrolador STM32F103 (completo)




Fig. 1 – Diagrama em blocos: microcontrolador STM32F103 (stm32f103c8-1.pdf).



# 1. Diagrama microcontrolador STM32F103 (CPU+Mem.)




Fig. 2 – Diagrama em blocos: processador do STM32F103 (stm32f103c8-1.pdf).



# 1.1 Diagrama simplificado Cortex-M3 (CPU)




Fig. 3 – Diagrama simplificado Cortex-M3 core – [ARM\_Architecture\_Q3\_11.pdf].



## 1.2 Modelo programável (funcional) CPU(STM32F1x)





Fig. 4 – Modelo funcional da CPU microcontrolador STM32F1x (PM0056 Programming manual).



## 1.3 Registros da CPU(STM32F1x)





## 2. Conjunto de instruções do STM32F103

STM32F103 => processador Cortex M3 => The processor implements the ARMv7-M Thumb instruction set.

STM32F103 => Thumb instructions are either 16-bit or 32-bit, and are aligned on a two-byte boundary. 16-bit and 32-bit instructions can be intermixed freely. Many common operations are most efficiently executed using 16-bit instructions.

### HOWEVER:

- Most 16-bit instructions can only access eight of the general purpose registers, R0-R7 – (known as the low registers). A small number of 16-bit instructions can access the high registers, R8-R15;
- Many operations that would require two or more 16-bit instructions can be more efficiently executed with a single 32-bit instruction.

### STM32F103

- tem 99 instruções;
- arquitetura ARM – é uma arquitetura de 32 bits;
- 8 bits => BYTE; 16 bits => HALFWORD; 32 bits => WORD.



## 2.1a Organização das instruções do STM32F103

### STM32F103 instructions

- Memory Access Instructions;
- Data Processing Instructions;
- Saturating Instructions;
- Bitfield Instructions;
- Branch and Control Instructions;
- Miscellaneous Instructions.





## 2.1.1 Memory access instructions

Mnemonic	Brief description	Section
ADR	Load PC-relative address	<a href="#">ADR on page 60</a>
CLREX	Clear exclusive	<a href="#">CLREX on page 71</a>
LDM{mode}	Load multiple registers	<a href="#">LDM and STM on page 67</a>
LDR{type}	Load register using immediate offset	<a href="#">LDR and STR, immediate offset on page 61</a>
LDR{type}	Load register using register offset	<a href="#">LDR and STR, register offset on page 63</a>
LDR{type}T	Load register with unprivileged access	<a href="#">LDR and STR, unprivileged on page 64</a>
LDR	Load register using PC-relative address	<a href="#">LDR, PC-relative on page 65</a>
LDREX{type}	Load register exclusive	<a href="#">LDREX and STREX on page 70</a>
POP	Pop registers from stack	<a href="#">PUSH and POP on page 68</a>
PUSH	Push registers onto stack	<a href="#">PUSH and POP on page 68</a>
STM{mode}	Store multiple registers	<a href="#">LDM and STM on page 67</a>
STR{type}	Store register using immediate offset	<a href="#">LDR and STR, immediate offset on page 61</a>
STR{type}	Store register using register offset	<a href="#">LDR and STR, register offset on page 63</a>
STR{type}T	Store register with unprivileged access	<a href="#">LDR and STR, unprivileged on page 64</a>
STREX{type}	Store register exclusive	<a href="#">LDREX and STREX on page 70</a>

Tabela 24 – Instruções de acesso a memória – fonte todas tabelas (PM0056 Programming manual).



## 2.1.2 Data processing instructions

Mnemonic	Brief description	See
ADC	Add with carry	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
ADD	Add	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
ADDW	Add	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
AND	Logical AND	<a href="#">AND, ORR, EOR, BIC, and ORN on page 75</a>
ASR	Arithmetic shift right	<a href="#">ASR, LSL, LSR, ROR, and RRX on page 76</a>
BIC	Bit clear	<a href="#">AND, ORR, EOR, BIC, and ORN on page 75</a>
CLZ	Count leading zeros	<a href="#">CLZ on page 77</a>
CMN	Compare negative	<a href="#">CMP and CMN on page 78</a>
CMP	Compare	<a href="#">CMP and CMN on page 78</a>
EOR	Exclusive OR	<a href="#">AND, ORR, EOR, BIC, and ORN on page 75</a>
LSL	Logical shift left	<a href="#">ASR, LSL, LSR, ROR, and RRX on page 76</a>
LSR	Logical shift right	<a href="#">ASR, LSL, LSR, ROR, and RRX on page 76</a>
MOV	Move	<a href="#">MOV and MVN on page 79</a>

Tabela 27 – Instruções de processamento de dados (PM0056 Programming manual).



## 2.1.2 Data processing instructions

Mnemonic	Brief description	See
MOVT	Move top	<a href="#">MOVT on page 80</a>
MOVW	Move 16-bit constant	<a href="#">MOV and MVN on page 79</a>
MVN	Move NOT	<a href="#">MOV and MVN on page 79</a>
ORN	Logical OR NOT	<a href="#">AND, ORR, EOR, BIC, and ORN on page 75</a>
ORR	Logical OR	<a href="#">AND, ORR, EOR, BIC, and ORN on page 75</a>
RBIT	Reverse bits	<a href="#">REV, REV16, REVSH, and RBIT on page 81</a>
REV	Reverse byte order in a word	<a href="#">REV, REV16, REVSH, and RBIT on page 81</a>
REV16	Reverse byte order in each halfword	<a href="#">REV, REV16, REVSH, and RBIT on page 81</a>
REVSH	Reverse byte order in bottom halfword and sign extend	<a href="#">REV, REV16, REVSH, and RBIT on page 81</a>
ROR	Rotate right	<a href="#">ASR, LSL, LSR, ROR, and RRX on page 76</a>
RRX	Rotate right with extend	<a href="#">ASR, LSL, LSR, ROR, and RRX on page 76</a>
RSB	Reverse subtract	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
SBC	Subtract with carry	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
SUB	Subtract	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
SUBW	Subtract	<a href="#">ADD, ADC, SUB, SBC, and RSB on page 73</a>
TEQ	Test equivalence	<a href="#">TST and TEQ on page 82</a>
TST	Test	<a href="#">TST and TEQ on page 82</a>

Tabela 27 – Instruções de processamento de dados (PM0056 Programming manual).



## 2.1.3 Multiply and divide instructions

Mnemonic	Brief description	See
MLA	Multiply with accumulate, 32-bit result	<i>MUL, MLA, and MLS on page 83</i>
MLS	Multiply and subtract, 32-bit result	<i>MUL, MLA, and MLS on page 83</i>
MUL	Multiply, 32-bit result	<i>MUL, MLA, and MLS on page 83</i>
SDIV	Signed divide	<i>SDIV and UDIV on page 86</i>
SMLAL	Signed multiply with accumulate (32x32+64), 64-bit result	<i>UMULL, UMLAL, SMULL, and SMLAL on page 85</i>
SMULL	Signed multiply (32x32), 64-bit result	<i>UMULL, UMLAL, SMULL, and SMLAL on page 85</i>
UDIV	Unsigned divide	<i>SDIV and UDIV on page 86</i>
UMLAL	Unsigned multiply with accumulate (32x32+64), 64-bit result	<i>UMULL, UMLAL, SMULL, and SMLAL on page 85</i>
UMULL	Unsigned multiply (32x32), 64-bit result	<i>UMULL, UMLAL, SMULL, and SMLAL on page 85</i>

Tabela 28 – Instruções de multiplicação e divisão (PM0056 Programming manual).



## 2.1.4 Saturating instructions

### **SSAT and USAT**

Signed saturate and unsigned saturate to any bit position, with optional shift before saturating.



## 2.1.5 Bitfield instructions

A Tabela 29 mostra as instruções que operam em conjunto de bits adjacentes em registros e em campos de bits.

Mnemonic	Brief description	See
BFC	Bit field clear	<i>BFC and BFI on page 89</i>
BFI	Bit field insert	<i>BFC and BFI on page 89</i>
SBFX	Signed bit field extract	<i>SBFX and UBFX on page 89</i>
SXTB	Sign extend a byte	<i>SXT and UXT on page 90</i>
SXTH	Sign extend a halfword	<i>SXT and UXT on page 90</i>
UBFX	Unsigned bit field extract	<i>SBFX and UBFX on page 89</i>
UXTB	Zero extend a byte	<i>SXT and UXT on page 90</i>
UXTH	Zero extend a halfword	<i>SXT and UXT on page 90</i>

Tabela 29 – Packing and unpacking instructions (PM0056 Programming manual).



## 2.1.6 Branch and control instructions

Mnemonic	Brief description	See
B	Branch	<i>B, BL, BX, and BLX on page 92</i>
BL	Branch with Link	<i>B, BL, BX, and BLX on page 92</i>
BLX	Branch indirect with Link	<i>B, BL, BX, and BLX on page 92</i>
BX	Branch indirect	<i>B, BL, BX, and BLX on page 92</i>
CBNZ	Compare and Branch if Non Zero	<i>CBZ and CBNZ on page 93</i>
CBZ	Compare and Branch if Non Zero	<i>CBZ and CBNZ on page 93</i>
IT	If-Then	<i>IT on page 94</i>
TBB	Table Branch Byte	<i>TBB and TBH on page 96</i>
TBH	Table Branch Halfword	<i>TBB and TBH on page 96</i>

Tabela 30 – Instruções de desvio e controle (PM0056 Programming manual).



## 2.1.7 Miscellaneous instructions

Mnemonic	Brief description	See
BKPT	Breakpoint	<a href="#">BKPT on page 98</a>
CPSID	Change Processor State, Disable Interrupts	<a href="#">CPS on page 98</a>
CPSIE	Change Processor State, Enable Interrupts	<a href="#">CPS on page 98</a>
DMB	Data Memory Barrier	<a href="#">DMB on page 99</a>
DSB	Data Synchronization Barrier	<a href="#">DSB on page 100</a>
ISB	Instruction Synchronization Barrier	<a href="#">ISB on page 100</a>
MRS	Move from special register to register	<a href="#">MRS on page 100</a>
MSR	Move from register to special register	<a href="#">MSR on page 101</a>
NOP	No Operation	<a href="#">NOP on page 102</a>
SEV	Send Event	<a href="#">SEV on page 102</a>
SVC	Supervisor Call	<a href="#">SVC on page 103</a>
WFE	Wait For Event	<a href="#">WFE on page 103</a>
WFI	Wait For Interrupt	<a href="#">WFI on page 104</a>

Tabela 32 – Instruções diversas (PM0056 Programming manual). 13





### 3 Modos de endereçamento STM32F1x

- IMEDIATO (IMMEDIATE) – IMM;
- INERENTE (INHERENT) – USE OF REGISTERS;



## 3.1 Modos de endereçamento: IMEDIATO

### Imediato (Immediate - IMM)

The operand of the instruction is the “actual data” to be loaded into a register.

The data itself is contained in the instruction.

The “#” sign indicates to the assembler that “immediate addressing” is intended.

### Instruction: **MOV**

The MOV instruction copies the value of *Operand2* into *Rd*.

#### Syntax

```
MOV Rd, Operand2 ;Operand2=#imm16
```

- ‘*Rd*’ is the destination register
- ‘*imm16*’ is any value in the range 0—65535

#### Example:

```
MOV R1, #0xAFE ;R1[31:0]=#imm16
```



## 3.1 Modos de endereçamento: IMEDIATO

Instruction: **MOVW**

The MOVW instruction copies the value of *Operand2* into *Rd*.

Syntax

```
MOVW Rd, Operand2 ;Operand2=#imm16
```

- '*Rd*' is the destination register
- '*imm16*' is any value in the range 0—65535

Example:

```
MOVW R2, #0x19EC ;R2[31:0]=#imm16
```



## 3.1 Modos de endereçamento: IMEDIATO

Instruction: **MOVT**

The MOVT instruction writes a 16-bit immediate value *imm16*, to the top halfword, *Rd*[31:16], of its destination register. **The write does not affect *Rd*[15:0].**

Syntax

```
MOVT Rd, Operand2 ;Operand2=#imm16
```

- ‘*Rd*’ is the destination register
- ‘*imm16*’ is any value in the range 0—65535

Example:

```
MOVT R3, #0xEC2 ;R3[31:16]=#imm16
```



## 3.1 Modos de ender.: imediato (exercícios)

Ex\_1a: Escreva um programa para atribuir valor de 1 byte em dois registradores. Use a instrução **mov** com endereçamento imediato e as bases numéricas: decimal e hexadecimal. Assemblar e testar o programa.

Ex\_1b: Escreva um programa para atribuir valor de 1 byte em dois registradores. Use a instrução **mov** com endereçamento imediato e as bases numéricas: binária e octal. Assemblar e testar o programa.

Ex\_2a: Escreva um programa para atribuir valor de 1 byte em um registrador. Use a instrução **mov** com endereçamento imediato e as bases numéricas: decimal ou hexadecimal. Use a diretiva **equ** para representar o valor imediato. Assemblar e testar o programa.

Ex\_2b: Escreva um programa para atribuir valor de 1 byte em um registrador. Use a instrução **mov** com endereçamento imediato e as bases numéricas: binária e octal. Use a diretiva **equ** para representar o valor imediato. Assemblar e testar o programa.

Ex\_3a: Escreva um programa para atribuir valor de 2 bytes em 1 registrador. Use a instrução **movw** com endereçamento imediato e a base numérica: hexadecimal. Assemblar e testar o programa.

Ex\_3b: Escreva um programa para atribuir valor de 2 bytes em 3 registradores. Use a instrução **movw** com endereçamento imediato e as bases numéricas: binária, octal e decimal. Use a diretiva **equ** para representar os valores imediatos. Assemblar e testar o programa.

Ex\_4a: Escreva um programa para atribuir valor de 2 bytes em 1 registrador. Use a instrução **movt** com endereçamento imediato e a base numérica: hexadecimal. Assemblar e testar o programa.

Ex\_4b: Escreva um programa para atribuir valor de 2 bytes em 3 registradores. Use a instrução **movt** com endereçamento imediato e as bases numéricas: binária, octal e decimal. Assemblar e testar o programa.

Ex\_4c: Escreva um programa para atribuir valor de 2 bytes em 3 registradores. Use a instrução **movt** com endereçamento imediato e as bases numéricas: binária, octal e decimal. Use a diretiva **equ** para representar os valores imediatos. Assemblar e testar o programa.

Ex\_4d: Escreva um programa para atribuir valor de 4 bytes em 3 registradores. Use a instrução **mov e movt** com endereçamento imediato e as bases numéricas: binária, octal e decimal. Use a diretiva **equ** para representar os valores imediatos. Assemblar e testar o programa.



## 3.1 Modos de endereçamento: IMEDIATO

### Instruction: **ADD**

The ADD instruction adds the immediate (imm12) value to the value in register Rn, and writes the result to the destination register.

#### Syntax

ADD Rd, Rn, Operand2 ; (Operand2) = (#imm12)

### Instruction: **SUB**

The SUB instruction subtracts an immediate (imm12) value from the value in Rn, and writes the result to the destination register Rd.

#### Syntax

SUB Rd, Rn, Operand2 ; (Operand2) = (#imm12)

### For both instructions: **ADD/SUB**

- '*Rd*' is the destination register. If '*Rd*' is omitted, the destination register is '*Rn*'
- '*Rn*' is the register holding the first operand
- '*imm12*' is any value in the range 0—4095



## 3.1 Modos de endereçamento: IMEDIATO

Example: **ADD**

```
ADD R0,R1,#0x800 ;R0=R1+0x800
```

Example: **SUB**

```
SUB R1,R2,#0x7FF ;R1=R2-0x7FF
```



## 3.1 Modos de ender.: imediato (exercícios)

Ex\_5a: Escreva um programa para adicionar valor de 1 byte em 1 registrador. Use a instrução **add** com endereçamento imediato e as bases numéricas: decimal ou hexadecimal. Assemblar e testar o programa.

Ex\_5b: Escreva um programa para adicionar valor de 1 byte em 1 registrador. Use a instrução **add** com endereçamento imediato e as bases numéricas: binária, decimal e hexadecimal. Assemblar e testar o programa.

Ex\_5c: Escreva um programa para adicionar valor de 1 byte em 1 registrador. Use a instrução **add** com endereçamento imediato e as bases numéricas: binária, decimal e hexadecimal. Use a diretiva **equ** para representar o valor imediato. Assemblar e testar o programa.

Ex\_5d: Escreva um programa para adicionar 3 valores de 1 byte em 1 registrador. Use a instrução **add** com endereçamento imediato e as bases numéricas: binária, decimal e hexadecimal. Use a diretiva **equ** para representar o valor imediato. Assemblar e testar o programa.

Ex\_5e: Escreva um programa para fazer a subtração de:  $vc1 - vc2$  (onde  $255 < vc1 < 65535$  e  $0 < vc2 < 256$ ). Use a instrução **sub** com endereçamento imediato e as bases numéricas: binária, decimal e hexadecimal. Use a diretiva **equ** para representar os valores imediatos. Assemblar e testar o programa.



## 3.2 Modos de endereçamento: INERENTE (REGISTER)



Inerente (Inherent - register)

The operand of the instruction is the content of a *source register* to be copied into a *destination register*.

Instruction: **MOV**

The MOV instruction copies the value of *operand2* into *Rd*.

Syntax

MOV *Rd*, *Operand2* ;

- '*Rd*' is the destination register
- '*Operand2*' - *Operand2* is a flexible second operand and, for an inherent addressing mode, it is a: *Register (without optional shift)*

Example:

MOV R1, R2 ; R1=R2



## 3.2 Modos de endereçamento: INERENTE (REGISTER)

### Instruction: **ADD**

The ADD (register) instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register.

#### Syntax

ADD {<Rd>}, <Rn> , Operand2

### Instruction: **SUB**

The SUB (register) instruction subtracts an optionally-shifted register value from a register value, and writes the result to the destination register.

#### Syntax

SUB {<Rd>}, <Rn>, Operand2

### For both instructions: **ADD/SUB**

- '<Rd>' Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>
- '<Rn>' Specifies the register that contains the first operand
- 'Operand2' is a register specified in the form *Rm* {,shift}. *Rm* is the register holding the data for the second operand. **(At the moment: disregard the {,shift})**



## 3.2 Modos de endereçamento: INERENTE (REGISTER)

### Example: **ADD**

```
ADD {<Rd>}, <Rn>, Operand2  
ADD R0, R1, R2      ;R0=R1+R2
```

### Example: **SUB**

```
SUB {<Rd>}, <Rn>, Operand2  
SUB R1, R2, R0      ;R1=R2-R0
```

## 3.2 Modos de endereçamento: INERENTE (REGISTER)



Ex\_6a: Escreva um programa para copiar o valor de 1 registrador em outro (valor inicial: de 1 byte). Use a instrução **mov** com endereçamento inerente. Use a diretiva `equate` (`equ`) para o valor inicial. Assemblar e testar o programa.

Ex\_6b: Repita o exercício “Ex\_6a” considerando um valor de 2 bytes, na metade menos significativa, no registrador inicial.

Ex\_6c: Repita o exercício “Ex\_6a” considerando um valor de 2 bytes, na metade mais significativa, do registrador inicial.

Ex\_7a: Escreva um programa para copiar o valor de 1 registrador em outro (valor inicial: de 1 byte). Use a instrução **mov** e após faça uma operação adição entre eles. Coloque o resultado em dos registradores usado inicialmente. Use endereçamento inerente. Use a diretiva `equate` (`equ`) para o valor inicial. Assemblar e testar o programa.

Ex\_7b: Escreva um programa para copiar o valor de 1 registrador em dois outros registradores (valor inicial: de 1 byte). Use a instrução **mov** e após faça uma operação adição entre eles. Coloque o resultado em dos registradores usado inicialmente. Use endereçamento inerente. Use a diretiva `equate` (`equ`) para o valor inicial. Assemblar e testar o programa.

Ex\_7c: Repita o exercício “Ex\_7b” considerando o valor inicial de 2 bytes