CSCI-2500

Computer Organization

X86 Machine-Level Programming I: Introduction

Topics

- Assembly Programmer's Execution Model
- Accessing Information
 - Registers
 - Memory
- Arithmetic operations

IA32 Processors

Totally Dominate Computer Market

AMD is x86_64 is ramping up to replace IA32

Evolutionary Design

- Starting in 1978 with 8086
- Added more features as time goes on
- Still support old features, although obsolete

Complex Instruction Set Computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)

But. Intel has done just that!

X86 Evolution: Programmer's View

Name Date Transistors

8086 1978 29K

- 16-bit processor. Basis for IBM PC & DOS
- Limited to 1MB address space. DOS only gives you 640K

80286 1982 134K

- Added elaborate, but not very useful, addressing scheme
- Basis for IBM PC-AT and Windows

386 1985 275K

- Extended to 32 bits. Added "flat addressing"
- Capable of running Unix
- Linux/gcc uses no instructions introduced in later models

-3-

X86 Evolution: Programmer's View

Name	Date	Transistors
486	1989	1.9M
Pentium	1993	3.1M

Pentium/MMX 1997 4.5M

Added special collection of instructions for operating on 64bit vectors of 1, 2, or 4 byte integer data

PentiumPro 1995 6.5M

- Added conditional move instructions
- Big change in underlying microarchitecture

X86 Evolution: Programmer's View

Name Date Transistors

Pentium III 1999 8.2M

Added "streaming SIMD" instructions for operating on 128-bit vectors of 1, 2, or 4 byte integer or floating point data

Pentium 4 2001 42M


Added 8-byte formats and 144 new instructions for streaming SIMD mode

X86 Evolution: Clones

Advanced Micro Devices (AMD)

- Historically
 - AMD has followed just behind Intel
 - A little bit slower, a lot cheaper
 - Now, a lot faster (exept Core2 Duo) and cheaper.
 - Better more scalable memory design (network as opposed to bus)
- Recently
 - Recruited top circuit designers from Digital Equipment Corp.
 - Exploited fact that Intel distracted by IA64
 - Now are close competitors to Intel (well maybe ②)
- Developed own extension to 64 bits

Assembly Programmer's View




- - Address of next instruction
- Register File
 - Heavily used program data
- **Condition Codes**
 - Store status information about most recent arithmetic operation

- Memory
 - Byte addressable array
 - Code, user data, (some) OS data
 - Includes stack used to CSCI-2500 support procedures

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -0 p1.c p2.c -o p
 - Use optimizations (-0)



-8-

Compiling Into Assembly

C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

Generated Assembly

```
_sum:
    pushl %ebp
    movl %esp,%ebp
    movl 12(%ebp),%eax
    addl 8(%ebp),%eax
    movl %ebp,%esp
    popl %ebp
    ret
```

Obtain with command

gcc -O -S code.c

Produces file code.s

Assembly Characteristics

Minimal Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Primitive Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control

Object Code

Total of 13

instruction 1,

2, or 3 bytes

bytes

Starts at

address

0x401040

Each

Code for sum

0x401040 <sum>:

0x55 0x89

0xe5

0x8b

0x45

0x0c

0x03

0x45

0x08

0x89

0xec

0x5d

0xc3

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are *dynamically linked*
 - Linking occurs when program begins

X86 Machine Instruction Example

addl 8(%ebp), %eax

Similar to expression x += y

0x401046: 03 45 08

C Code

Add two signed integers

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
- Operands:

x: Register %eax

y: Memory M[%ebp+8]

t: Register %eax

» Return function value in %eax

Object Code

CSCI-2500

3-byte instruction

Disassembling Object Code

Disassembled

00401040	<_sum>:		
0:	55	push	%ebp
1:	89 e5	mov	%esp,%ebp
3:	8b 45 0c	mov	<pre>0xc(%ebp),%eax</pre>
6:	03 45 08	add	<pre>0x8(%ebp), %eax</pre>
9:	89 ec	mov	%ebp,%esp
b:	5d	pop	%ebp
c:	c3	ret	
d:	8d 76 00	1ea	0x0(%esi),%esi

Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a.out (complete executable) or cso file:

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                                %ebp
                         push
30001001: 8b ec
                                %esp,%ebp
                         mov
                                $0xffffffff
30001003: 6a ff
                         push
30001005: 68 90 10 00 30
                         push
                                $0x30001090
                         push
                                $0x304cdc91
3000100a: 68 91 dc 4c 30
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

-14-

Moving Data

Moving Data

mov1 *Source,Dest*:

- Move 4-byte ("long") word
- Lots of these in typical code

Operand Types

- **Immediate: Constant integer data**
 - Like C constant, but prefixed with '\$'
 - E.g., \$0x400, \$-533
 - Encoded with 1, 2, or 4 bytes
- Register: One of 8 integer registers
 - But %esp and %ebp reserved for special use

Others have special uses for particular instructions Memory: 4 consecutive bytes of memory

%eax %edx %ecx %ebx %esi %edi %esp %ebp

mov1 Operand Combinations

Source Destination C Analog | Imm | Reg | mov1 \$0x4, %eax | temp = 0x4; | Mem | mov1 \$-147, (%eax) | *p = -147; | Reg | Reg | mov1 %eax, %edx | temp2 = temp1; | Mem | mov1 %eax, (%edx) | *p = temp; | Mem | Reg | mov1 (%eax), %edx | temp = *p; |

Cannot do memory-memory transfers with single instruction

-16-

Simple Addressing Modes

Normal (R) Mem[Reg[R]]

Register R specifies memory address mov1 (%ecx), %eax

Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset mov1 8(%ebp), %edx

Using Simple Addressing Modes


```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
   pushl %ebp
                          Set
Up
   movl %esp,%ebp
   pushl %ebx
   movl 12(%ebp), %ecx
   mov1 8(%ebp), %edx
   movl (%ecx), %eax
                           Body
   movl (%edx),%ebx
   movl %eax, (%edx)
   movl %ebx,(%ecx)
   mov1 -4(%ebp),%ebx
   movl %ebp, %esp
popl %ebp
                           Finish
   ret
```

Understanding Swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

Register	Variable
%ecx	ур
%edx	хр
%eax	t1
%ebx	t0



```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax

%edx

%ecx


%ebx

%esi

%edi

%esp

%ebp 0x104



```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax %edx %ecx 0x120 %ebx %esi %edi %esp %ebp

0x104

```
456
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
              0x124
          8
 xp
                       0x10c
              Rtn adr
          4
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx
                    \# ecx = yp
mov1 8(%ebp),%edx
                    \# edx = xp
                    \# eax = *yp (t1)
mov1 (%ecx),%eax
movl (%edx),%ebx
                    \# ebx = *xp (t0)
movl %eax, (%edx)
                    \# *xp = eax
movl %ebx, (%ecx)
                    \# *yp = ebx
```

0x124

Understanding Swap

%eax 0x124 %edx %ecx 0x120 %ebx %esi %edi %esp %ebp 0x104

```
456
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
              0x124
          8
 xp
                       0x10c
              Rtn adr
          4
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```
456
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
          8
              0x124
 xp
                       0x10c
          4
              Rtn adr
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```
456
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
          8
              0x124
 xp
                       0x10c
          4
              Rtn adr
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```
456
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
          8
              0x124
 xp
                       0x10c
          4
              Rtn adr
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```
123
                       0x120
                       0x11c
                       0x118
      Offset
                       0x114
         12
              0x120
 yp
                       0x110
          8
              0x124
 xp
                       0x10c
          4
              Rtn adr
                       0x108
%ebp
                       0x104
         -4
                       0x100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

Indexed Addressing Modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+ D]

■ D: Constant "displacement" 1, 2, or 4 bytes

Rb: Base register: Any of 8 integer registers

■ Ri: Index register: Any, except for %esp

Unlikely you'd use %ebp, either

S: Scale: 1, 2, 4, or 8

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]_{CSCI-2500}

Address Computation Examples



Expression	Computation	Address
0x8(%edx)	0xf000 + 0x8	0xf008
(%edx,%ecx)	0xf000 + 0x100	0xf100
(%edx,%ecx,4)	0xf000 + 4*0x100	0xf400
0x80(,%edx,2)	2*0xf000 + 0x80	0x1e080

Address Computation Instruction

leal Src, Dest

- Src is address mode expression
- Set Dest to address denoted by expression

Uses

- Computing address without doing memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8.

Some Arithmetic Operations

Format Computation

Two Operand Instructions

```
addl Src,Dest
                 Dest = Dest + Src
subl Src, Dest
                 Dest = Dest - Src
imull Src, Dest
                 Dest = Dest * Src
                 Dest = Dest << Src Also called shll
sall Src, Dest
sarl Src,Dest
                 Dest = Dest >> Src Arithmetic
shrl Src, Dest
                 Dest = Dest >> Src Logical
xorl Src, Dest
                 Dest = Dest ^ Src
andl Src,Dest
                 Dest = Dest & Src
                 Dest = Dest | Src
orl Src,Dest
```

-30 -

Some Arithmetic Operations

Format

Computation

One Operand Instructions

```
incl Dest = Dest + 1
```

 $decl \ \textit{Dest} = \textit{Dest} - 1$

negl Dest Dest = - Dest

Understanding arith

```
int arith
  (int x, int y, int z)
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
 int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
```

```
Stack
Offset
   16
           Z
   12
           У
    8
           X
        Rtn adr
    4
       Old %ebp
                      %ebp
```

```
movl 8(%ebp), %eax
                      \# eax = x
movl 12(\%ebp), \%edx # edx = y
leal (\%edx,\%eax),\%ecx # ecx = x+y
                                     (t1)
leal (%edx, %edx, 2), %edx
                         \# edx = 3*y
sall $4,%edx
                         \# edx = 48*y (t4)
addl 16(%ebp),%ecx
                         \# ecx = z+t1 (t2)
leal 4(%edx,%eax),%eax
                         # eax = 4+t4+x (t5)
imull %ecx, %eax
                         \# eax = t5*t2 (rval)
```

Understanding arith

```
int arith
  (int x, int y, int z)
 int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
 int rval = t2 * t5
  return rval;
```

```
\# eax = x
 movl 8(%ebp), %eax
\# edx = y
 movl 12(%ebp),%edx
\# ecx = x+y (t1)
 leal (%edx,%eax),%ecx
\# edx = 3*y
 leal (%edx,%edx,2),%edx
\# edx = 48*y (t4)
 sall $4,%edx
\# ecx = z+t1 (t2)
 addl 16(%ebp),%ecx
# eax = 4+t4+x (t5)
 leal 4(%edx,%eax),%eax
\# eax = t5*t2 (rval)
 imull %ecx, %eax
```

-33 -

Another Example

```
int logical(int x, int y)
{
   int t1 = x^y;
   int t2 = t1 >> 17;
   int mask = (1<<13) - 7;
   int rval = t2 & mask;
   return rval;
}</pre>
```

```
2^{13} = 8192, 2^{13} - 7 = 8185
```

```
movl 8(%ebp), %eax
xorl 12(%ebp), %eax
sarl $17, %eax
andl $8185, %eax
```

```
logical:
    pushl %ebp
    movl %esp,%ebp

movl 8(%ebp),%eax
    xorl 12(%ebp),%eax
    sarl $17,%eax
    andl $8185,%eax

movl %ebp,%esp
    popl %ebp
    ret
Finish
```

```
eax = x
eax = x^y (t1)
eax = t1>>17 (t2)
eax = t2 & 8185
```

Summary: Abstract Machines

Machine Models

proc mem


Data

- 1) char 2) int, float
- 3) double
- 4) struct, array
- 5) pointer

Control

- 1) loops
- 2) conditionals
- 3) switch
- 4) Proc. call
- 5) Proc. return

Assembly



- 1) byte
- 2) 2-byte word
- 3) 4-byte long word
- 4) contiguous byte allocation
- 5) address of initial byte

3) branch/jump

4) call

Whose Assembler?

Intel/Microsoft Format

lea eax,[ecx+ecx*2] sub esp,8 cmp dword ptr [ebp-8],0 mov eax,dword ptr [eax*4+100h]

GAS/Gnu Format

```
leal (%ecx,%ecx,2),%eax
subl $8,%esp
cmpl $0,-8(%ebp)
movl $0x100(,%eax,4),%eax
```

Intel/Microsoft Differs from GAS

Operands listed in opposite order

```
mov Dest, Src mov1 Src, Dest
```

- Constants not preceded by '\$', Denote hex with 'h' at end 100h
 \$0x100
- Operand size indicated by operands rather than operator suffix sub
 sub1
- Addressing format shows effective address computation [eax*4+100h] \$0x100(,%eax,4)