

# Pre-lab 3

## Half-Adder

A	B	C <sub>out</sub>	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


A \ B	0	1
0	0	0
1	0	1

A \ B	0	1
0	0	1
1	1	0

$$C_{out} = AB$$

$$S = A \oplus B$$

## Logic Diagram -



The total gates needed would be 2, There is an advantage to using XOR GATES, it will simplify the circuit.

## Full-Adder

A	B	C <sub>in</sub>	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



A \ B C <sub>in</sub>	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = A + B + C_{in}$$


A \ B C <sub>in</sub>	00	01	11	10
0	0	0	1	
1	0	1	1	1

$$C_{in} = AB + AC_{in} + BC_{in}$$

## Gate Schematic



## Ripple Carry Address



Input 1		Input 2		$S_2 S_1$		$C_{out}$
$A_1 A_0$		$B_1 B_0$				
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	1	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	0	0	1
0	1	1	0	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	1
1	0	0	1	0	1	1
1	0	1	0	1	1	1
1	0	1	1	1	0	1
1	1	0	0	1	1	1
1	1	0	1	1	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	1