

## Pre-Lab #2

Input bits

S	I	H	C
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Output bits

P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>
0	0	0
1	0	0
0	1	1
1	1	1
0	0	1
0	1	1
0	1	1
X	X	X
0	1	0
1	1	1
1	0	1
X	X	X
1	1	1
X	X	X
X	X	X
X	X	X

#1) Truth Table

P<sub>0</sub>: SI

CH \ SI	00	01	11	10
00		1	1	
01	1	1	X	1
11	1	X	X	X
10		1	X	1

P<sub>1</sub>: SI

CH \ SI	00	01	11	10
00			1	1
01	1	1	X	
11	1	X	X	X
10		1	X	1

#2) K-maps

$$P_0 = I + H + CS$$

$$P_1 = HS' + CI + H'S$$

CH \ SI	00	01	11	10
00				
01			X	1
11	1	X	X	X
10	1		X	1

#3) Minimized Expression

$$P_0 = I + H + CS$$

$$P_1 = HS' + CI + H'S$$

$$P_2 = CI' + HS$$

$$P_2 = CI' + HS$$

4.) Schematic / Gate

