

Joaquin Salas

11-1-2022

ECEN 248

Section 509

Pre-lab #8

- 1. Supposed we want to build a 32-bit counter using the circuit in Figure 1. If the gates used to construct the half-adders in the circuit are assumed to have a 2ns delay each, and the flip-flop overhead is assumed to be negligible, what is the maximum clock frequency we could use to drive our counter? Given the clock frequency you just calculated, how long would it take this counter to roll over (i.e. return to 0). Please show your calculations.**

$$\text{Delay} = 2\text{ns} \times 32\text{bits} = 64\text{ns}$$

$$\text{Clock frequency} = 1 / \text{Delay} = 1 / 64\text{ns} = 0.015625 \text{ GHz} \rightarrow 15\text{MHz}$$

$$\text{For time roll over : } 2^{32} = 4.3 \text{ seconds}$$

- 2. Consider the use of a counter to divide an incoming clock. If our incoming clock signal is 32.768 kHz and we need a 64 Hz signal, how many bits would our counter need to have (i.e. what is n) to divide the incoming clock correctly?**

$$F_2 = F_1 / 2^n \rightarrow 64\text{Hz} = 32768 \text{ Hz} / 2^n \rightarrow 2^n = 512 \rightarrow n = 9$$

- 3. If the Seconds per Division setting for Figure 3 was set to 1 ms/div (ie. the time between axis markings is 1 millisecond), what do you think would be a good bit width for the counter in Figure 4, assuming a 50 MHz clock signal was driving the counter? Explain your answer.**

A good pulse width for the counter in the figure would be 40ns, this is because 1/50 is equal to 20 ns and the formula for pulse width is a change in time plus the frequency of clock signal and they both happen to be 20ns. This means the answer would be 40 ns for pulse width.