ECE 120 LC3 ISA

► To 49

\str

11

MAR<-PC+off9

MDR<-M[MAR]

MAR<-MDR

R

MAR<-B+off6

MDR<-SR

M[MAR]<-MDR

R ₩ To 18

MAR<-PC+off9

 \overline{R}

[BEN]

PC<-PC+off9

PC<-BaseR

R7<-PC

[IR[11]]

PC<-PC+off11

To 18

NOTES

B+off6 : Base + SEXT[offset6] PC+off9 : PC + SEXT{offset9]

PC+off11 : PC + SEXT[offset11]

OP2 may be SR2 or SEXT[imm5]

To 18

PC<-BaseR

To 18

12

R.

IR<-MDR

BEN<-IR[11] & N + IR[10] & Z + IR[9] & P [IR[15:12]]

LEA/ LD/LDR/

MAR<-PC+off9

MDR<-M[MAR]

MAR<-MDR

R

MAR<-B+off6

MDR<-M[MAR]

DR<-MDR


set CC

To 18

R 🔻

R

LC-3 Instructions LC-3 FSM TRAP JSR JMP AND AND ADD ADD BR MAR <-PC PC<-PC+1 [INT] PR o. (See Figure C.7) MDR<-M



MARMUX

ZEXT

[10:0]

✓► SEXT

SEXT

[5:0] **SEXT**

GateMARMUX -

ADDR2MUX

F16

16 16 /

<--LD.IR

Data In Addr

-MIO.EN

IR

[™]—GateMDR

MDR <\□LD.MDR

MIO.EN

R<→ Ready

LC-3 Datapath

LD.REG

LD.PC

11 11 11 11 11

= 1, MAR is loaded = 1, MDR is loaded = 1, IR is loaded = 1, PC is loaded = 1, register file is loaded = 1, updates Branch Enable (BEN) bit

GateMARMUX GateMDR GateALU GatePC

= 1, MARMUX output is put onto system bus
= 1, MDR contents are put onto system bus
= 1, ALU output is put onto system bus
= 1, PC contents are put onto system bus

Signal LD.CC

Description

updates status bits from system bus

