Jodh Singh Nahal

778-538-2351 | nahal.jodhsingh@gmail.com | linkedin.com/in/jodhsinghnahal | github.com/jodhsinghnahal

Education

University of British Columbia (UBC) *Vancouver, BC*
Bachelor of Applied Science in Computer Engineering *Expected May 2028*
- Presidential Scholars Award ($60,000), Dean's Honour List, available 4 or 8 months, CGPA: 84.7%.

Technical Skills

Verification: UVM, SVA, Coverage, Constrained-Random Testing, Synopsys VCS/Verdi, ModelSim
HDL & Design: Verilog/SystemVerilog, RTL Design, FSM Design, FPGA, Quartus
Programming: Python, Perl, Shell, C/C++, ARM Assembly
Tools: Linux, Git, Docker, Jenkins, GDB, JTAG, Logic Analyzers, Oscilloscopes

Experience

Hardware Verification Engineering Intern *Vancouver, BC*
AMD *Sept 2026 – Present*
- Verifying the Input–Output Memory Management Unit L1 cache behavior for the AMD IOHUB architecture using UVM constrained-random and directed testbenches.
- Added stimulus, checkers, coverpoints, and SystemVerilog Assertions (SVA) for PCIe ATS.
- Debugging RTL behavior through simulation, waveform analysis, and regression testing in Synopsys VCS/Verdi.
- Expanded the constrained-random testbench to cover corner cases and improve functional coverage.
- Developing verification test cases and running regression testing.
- Building automation scripts and regression workflows to improve validation efficiency and coverage closure.

Software Test / Embedded Development Co-op *Burnaby, BC*
Xantrex *May 2024 – Aug 2025*
- Developed Hardware-in-the-Loop (HIL) CAN and UART simulators in Python/C++ to execute 100+ tests for embedded gateway systems, validating edge cases and stress-testing real-time firmware performance.
- Wrote Python scripts to autogenerate scalable C++ object-oriented code from SQLite and Microsoft Access/Excel data, eliminating manual boilerplate.
- Developed object-oriented, multi-threaded C++ firmware on Linux-based Raspberry Pi gateways, achieving a 7× increase in device capacity and 90% reduction in CPU usage over the prior Python implementation.
- Profiled the C++ firmware to eliminate performance bottlenecks.

Embedded Systems Developer *Vancouver, BC*
UBC Rover *Sept 2023 – July 2026*
- Automated firmware validation with GitHub Actions CI and Catch2 unit tests to improve regression coverage.
- Led a team of 3 engineers to develop a distributed embedded control system integrating ESP32 (FreeRTOS), STM32, Arduino, and TI LaunchPad MCUs over SPI/I2C with aggregated data streamed over UART.
- Developed a 16-channel telemetry system on a TI C2000 (LAUNCHXL-F28069M) using ePWM-triggered ADC interrupts, streaming GPIO/ADC data over SCI/UART.

Undergraduate Research Assistant *Vancouver, BC*
UBC ECE — Supervisor: Dr. Lutz Lampe *May 2026 – Sept 2026*
- Modeling nonlinear SSHI interface circuits and verifying simulated voltage waveforms against theoretical models.
- Simulated and optimized piezoelectric energy harvesting circuits in LTspice and Simulink/Simscape.

Projects

ARC4 Hardware Decryption | *SystemVerilog, FPGA, Quartus, ModelSim*
- Developed verification testbenches with waveform analysis and `.memh`-based memory initialization to validate RTL functionality and timing behavior on a DE1-SoC FPGA.
- Designed a complete ARC4 stream cipher decryption engine in SystemVerilog with KSA and PRGA implemented as FSMs; parallelized to 8 decryption cores with coordinated on-chip memory arbitration.

Simple RISC Machine | *Verilog, FPGA, Quartus, ModelSim*
- Designed and verified a RISC CPU in Verilog comprising an ALU, register file, RAM, program counter, and FSM-based control unit executing a reduced ARM Instruction Set Architecture (ISA); validated on a FPGA.