Kernel Course: Lecture 16

Communicating with Hardware (part 1)

Sam Protsenko November 7, 2019

GlobalLogic

Agenda

- 1. Architecture design
- 2. Hardware
- 3. Kernel Driver: Naïve Approach
- 4. Assignments

Architecture design


Objectives

- Learn how to communicate with hardware (Hardware = SoC + Board + External)
- Grasp the whole development chain: Hardware → Kernel → User space
- · Learn how to develop **upstreamable** and **production ready** driver
- Structure previously obtained knowledge:
 - Get deeper understanding
 - Learn missing parts
- Prepare base for further development


Design Requirements

- Hardware:
 - Prototyping on breadboard
 - External LED and button
 - Make it accessible via GPIOs
 - Prepare HW info for development
- Kernel:
 - Device Tree (definition in dts; obtain in module)
 - Control the LED and button (GPIO, interrupt)
 - User-space interface (char dev, file ops)
 - Power management
- User space:
 - Test driver via echo and cat
 - Develop application for testing driver

Software Archictecture




Device Functional Block Diagram




Hardware

GPIO Overview


Generic GPIO Block



Generic GPIO Block



Output Buffers



- Push-pull states: 0 and 1
- · Open-drain states: **0** and **Hi-Z**
- · Open-drain can be bidirectional
- External pull-up is usually used
- Allows several devices (line sharing, wired-AND)
- Often used for 1-wire or I2C (bit-banged)
- · Different voltage can be used

Open-Drain Outputs in AM335x

- In AM335x we don't have open-drain outputs
- All GPIO output buffers are push-pull
- But we can emulate open-drain output behavior by switching input/output modes

Push-Pull Output:

- GPIO_OE[n] = 0 (fixed, output)
- GPIO_DATAOUT[n]:
 - 0: low state
 - 1: high state

Open-Drain Output:

- GPIO_DATAOUT[n] = 0 (fixed)
- GPIO_OE[n]:
 - · 0 (output): low state
 - · 1 (input): Hi-Z state

PRCM: Clock for GPIO




Figure 1: GPIO interface clock derivation

Clock Handling inside GPIO




Figure 2: Clock path inside of GPIO module

$$P \approx P_{dyn} = C \cdot f \cdot V^2$$

Power Management Consideration




Figure 3: L4 Topology (Figure 10-2 in TRM)

Power Management Consideration




Figure 3: L4 Topology (Figure 10-2 in TRM)

Debouncing




Figure 4: Button Debouncing

Debouncing




Figure 4: Button Debouncing

Debouncing (cont'd)

- Debouncing: software or hardware
- AM335x has GPIO debouncing capability:
 - GPIO_DEBOUNCEENABLE[31:0]
 - GPIO_DEBOUNCINGTIME[7:0]
- Kernel API:
 - Old: gpio_set_debounce()
 - New: gpiod_set_debounce()

Choosing Pins

BBB Expansion Headers




Figure 5: BBB Cape Expansion Headers

Choosing GPIO Pins




Figure 6: P8 Expansion Header

Choosing GPIO Pins (cont'd)




Figure 7: AM3358 pins

Registers and Values

Pin Multiplexing




Figure 8: Pin mux example

Pin Modes

ZCZ BALL NUMBER [1]	PIN NAME [2]	SIGNAL NAME [3]	MODE [4]	TYPE [5]	BALL RESET STATE [6] ⁽²⁵⁾	BALL RESET REL. STATE [7]	RESET REL. MODE [8]
U12	GPMC_AD11	gpmc_ad11	0	I/O	L	L	7
		lcd_data20	1	0			
		mmc1_dat3	2	I/O			
		mmc2_dat7	3	I/O			
		ehrpwm0_synco	4	0			
		pr1_mii0_txd3	5	0			
		gpio0_27	7	I/O			
U13	GPMC_AD15	gpmc_ad15	0	I/O	L	L	7
		lcd_data16	1	0			
		mmc1_dat7	2	I/O			
		mmc2_dat3	3	I/O			
		eQEP2_strobe	4	I/O			
		pr1_ecap0_ecap_capin_apwm_o	5	I/O			
		pr1_pru0_pru_r31_15	6	I			
		gpio1_15	7	I/O			

Figure 9: Pin attributes (Table 4-2 in datasheet)

Modules Addresses

Table 2-2. L4_WKUP Peripheral Memory Map

Region Name	Start Address (hex)	End Address (hex)	Size	Description	
GPIO0	0x44E0_7000	0x44E0_7FFF	4KB	GPIO Registers	
	0x44E0_8000	0x44E0_8FFF	4KB	Reserved	
Control Module	0x44E1_0000	0x44E1_1FFF	128KB	Control Module Registers	

Table 2-3. L4_PER Peripheral Memory Map

Device Name	Start_address (hex)	End_address (hex)	Size	Description
GPIO1	0x4804_C000	0x4804_CFFF	4KB	GPIO1 Registers
	0x4804_D000	0x4804_DFFF	4KB	Reserved

Figure 10: Base addresses of registers ("Memory Map" section)

Pin Control Registers

9.3.1.50 conf_<module>_<pin> Register (offset = 800h-A34h)

See the device datasheet for information on default pin mux configurations.

See Table 9-10, Control Module Registers Table, for the full list of offsets for each module/pin configuration.




Figure 11: Pin mux registers description ("Control Module" section)

Pin Control Registers (cont'd)

Offset	Acronym
<u>82C</u> h	conf_gpmc_ad11
<u>83C</u> h	conf_gpmc_ad15

Figure 12: Pin mux registers offsets ("Control Module" section)

GPIO Registers Offset

Offset	Acronym	Section
130h	GPIO_CTRL	Section 25.4.1.15
134h	GPIO_OE	Section 25.4.1.16
138h	GPIO_DATAIN	Section 25.4.1.17
13Ch	GPIO_DATAOUT	Section 25.4.1.18

Figure 13: Address offset for GPIO registers

GPIO_CTRL Register

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
	RESERVED							
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED				GATING	RATIO	DISABLEMOD ULE		
R-0h			R/W-0h		R/W-0h			

Figure 14: GPIO_CTRL register

Rest of GPIO Registers





Figure 15: GPIO common registers

Take five

Building Device


Interfacing LED



$$V_s = 3.3 \, {
m V}$$
 (BBB GPIO voltage) $V_f = 2.0 \, {
m V}$ (for red LED)

$$I_{LED} = 20\,\mathrm{mA}$$
 (nominal LED current)


$$I_{GPIO} = 4 \,\mathrm{mA}$$
 (max BBB GPIO)



$$R = \frac{V_s - V_f}{I_f}$$

$$R = \frac{3.3 - 2.0}{0.004} \approx 330 \,\Omega$$

Interfacing Button



Logic:

- Button pressed: $V_{pin} = 0 \, \mathrm{V}$
- Button not pressed: $V_{pin} = V_{CC} = 3.3 \, \mathrm{V}$

Pull-up resistor:

- Current must be strong enough to eliminate noise
- But we don't want too much power to be drawn either
- Pull-up resistor is usually $10\,\mathrm{k}\Omega$

Breadboard




Figure 16: EIC-20020 Breadboard

Breadboard




Figure 16: EIC-20020 Breadboard

Device: Schematics




Figure 17: Schematics of device

Device: Prototyping




Figure 18: Breadboard connections


Kernel Driver: Naïve Approach

Attempt #1

Direct access to registers

DO NOT USE IN REAL LIFE!

API: ioremap



```
virt_addr = ioremap(phys_addr, size);
```

API: ioremap (cont'd)

```
#include <asm/io.h>
/* Create/remove the mapping to virtual address space for I/O region */
void __iomem *ioremap(resource_size_t res_cookie, size_t size);
void iounmap(volatile void __iomem *iomem_cookie);

/* Read/write primitives: handle memory barriers, endianness, volatile */
void iowrite32(u32 value, volatile void __iomem *addr);
u32 ioread32(const volatile void __iomem *addr);
```

Read LDD3 chapter 9 for details.

First Attempt: Code (1/7)

Listing 1: hw1.c

```
#include de de dinux/module h>
2 #include linux/kthread.h>
3 #include <linux/delay.h>
4 #include <asm/io.h>
6 /* Modules base addresses and registers offsets */
                                    0x44e10000
7 #define CTRL MODULE BASE
8 #define GPIO0 BASE
                                   0x44e07000
9 #define GPIO1 BASE
                                   0x4804c000
10 #define CONF GPMC AD11 OFFSET
                                    0x82c
11 #define CONF GPMC AD15 OFFSET
                                    0x83c
12 #define GPIO CTRL OFFSET
                                    0×130
13 #define GPIO OE OFFSET
                                    0x134
14 #define GPIO DATAIN OFFSET
                                    0x138
15 #define GPIO DATAOUT OFFSET
                                    0x13c
16
17 /* Reaisters addresses */
18 #define CONF GPMC AD11
                                    (CTRL MODULE BASE + CONF GPMC AD11 OFFSET)
19 #define CONF GPMC AD15
                                    (CTRL MODULE BASE + CONF GPMC AD15 OFFSET)
20 #define GPI00 CTRL
                                    (GPI00 BASE + GPI0 CTRL OFFSET)
```

First Attempt: Code (2/7)

```
21 #define GPIO1 CTRL
                                   (GPI01 BASE + GPI0 CTRL OFFSET)
22 #define GPI00 OE
                                   (GPI00 BASE + GPI0 OE OFFSET)
23 #define GPIO1 OE
                                   (GPIO1 BASE + GPIO OE OFFSET)
24 #define GPIO0 DATAIN
                                   (GPIO0 BASE + GPIO DATAIN OFFSET)
25 #define GPIO1 DATAOUT
                                   (GPIO1 BASE + GPIO DATAOUT OFFSET)
26
27 /* conf <module> <pin> registers flags */
28 #define MUX MODE7
                                   0x7
29 #define PULL DISABLE
                                   BIT(3)
30 #define INPUT EN
                                   BIT(5)
31 #define BTN CONF
                                  (MUX MODE7 | PULL DISABLE | INPUT EN)
32 #define LED CONF
                                   (MUX MODE7 | PULL DISABLE)
33
34 /* GPIO line numbers for button and LED */
35 #define BTN LINE
                                   BIT(27)
                                                /* apmc ad11.apio0 27 */
36 #define LED LINE
                                                 /* apmc ad15.apio1 15 */
                                   BIT(15)
37
38 static struct task struct *thread:
39 static void iomem *btn gpio, *led gpio;
40
41 static void hw1 mux pins(void)
42 {
43
          void iomem *reg:
```

First Attempt: Code (3/7)

```
44
45
           /* BTN: mux the pin */
46
           reg = ioremap(CONF GPMC AD11, 4):
47
           iowrite32(BTN CONF, reg);
           iounmap(reg);
48
49
50
           /* LED: mux the pin */
51
           reg = ioremap(CONF GPMC AD15, 4);
52
           iowrite32(LED CONF, reg);
53
           iounmap(reg);
54 }
55
56 static void hw1 setup gpio(void)
57 {
58
           void iomem *reg;
59
           u32 val:
60
61
           /* BTN: enable modules. clock = functional */
62
           reg = ioremap(GPI00 CTRL, 4);
           iowrite32(0x0, reg);
63
64
           iounmap(reg);
65
66
           /* LED: enable modules, clock = functional */
```

First Attempt: Code (4/7)

```
67
          reg = ioremap(GPIO1 CTRL, 4);
68
          iowrite32(0x0, reg):
69
          iounmap(reg):
70
71
          /* BTN: configure input/output mode */
72
          reg = ioremap(GPIO0 OE, 4);
73
          val = ioread32(reg);
74
          75
          iowrite32(val, reg);
76
          iounmap(reg);
77
78
          /* LED: configure input/output mode */
79
          reg = ioremap(GPIO1 OE, 4);
80
          val = ioread32(reg);
81
          val &= ~LED LINE;
                              /* 0 = output */
82
          iowrite32(val, reg);
83
          iounmap(reg);
85
86 static int hw1 thread func(void *data)
87 {
88
          /* Poll the button */
          while (!kthread should stop()) {
89
```

First Attempt: Code (5/7)

```
90
                    u32 btn val, led val;
91
92
                    btn val = ioread32(btn_gpio);
93
                    led val = ioread32(led gpio);
94
                    if (btn val & BTN LINE) {
95
                            /* not pressed (pull-up): LED off */
96
                             led val &= ~LED LINE;
97
                     } else {
98
                             /* pressed (GND): LED on */
                             led val |= LED LINE;
99
100
101
102
                    iowrite32(led val, led gpio);
103
104
                    msleep(100):
105
106
107
            return 0:
108 }
109
110 static int init hw1 init(void)
111 {
112
            int ret;
```

First Attempt: Code (6/7)

```
113
114
            hw1 mux pins();
115
            hw1_setup_gpio();
116
117
            btn gpio = ioremap(GPIO0 DATAIN, 4);
118
            led gpio = ioremap(GPIO1 DATAOUT, 4);
119
120
            thread = kthread run(hw1 thread func, NULL, "hw1 thread");
121
            if (IS ERR(thread)) {
122
                    pr err("kthread run() failed\n");
123
                    ret = PTR ERR(thread);
124
                    goto err1;
125
126
127
            return 0:
128
129 err1:
130
            iounmap(led gpio):
131
            iounmap(btn gpio);
132
            return ret;
133 }
134
135 static void exit hw1 exit(void)
```

First Attempt: Code (7/7)

```
136 {
137
            if (thread)
138
                    kthread stop(thread);
139
            iounmap(led gpio);
            iounmap(btn gpio);
140
141 }
142
   module init(hw1 init);
144
   module exit(hw1 exit);
145
146
   MODULE AUTHOR("Sam Protsenko <semen.protsenko@globallogic.com>");
   MODULE_DESCRIPTION("Test module 1");
147
148 MODULE_LICENSE("GPL");
```

Shortcomings

This approach is just plain wrong:

- · Will work only on BBB
- Possible conflicts for GPIO (lines) and pinctrl (muxes)
- Possible race-condition due to GPIO_DATAOUT usage (can be solved by using GPIO_SETDATAOUT instead)
- Too much code
- Polling vs interrupts
- No user space interface

Use Device Tree, Luke!







Attempt #2

Legacy GPIO API + pinctrl in device tree

DO NOT USE IN REAL LIFE!

GPIO Kernel Frameworks

- Your kernel already has GPIO driver for SoC's GPIO module
 - It's platform-dependent: aware of platform-specific data (registers, interrupts, etc)
 - You can't use the driver directly (it's only setting callbacks)
 - Device Tree definition: arch/arm/boot/dts/am33xx.dtsi
 - Driver's code: drivers/gpio/gpio-omap.c

GPIO Kernel Frameworks

- Your kernel already has GPIO driver for SoC's GPIO module
 - It's platform-dependent: aware of platform-specific data (registers, interrupts, etc)
 - · You can't use the driver directly (it's only setting callbacks)
 - Device Tree definition: arch/arm/boot/dts/am33xx.dtsi
 - Driver's code: drivers/gpio/gpio-omap.c
- Kernel has GPIO frameworks to access GPIO driver functions
 - · Platform-independent API: the same usage for all possible boards
 - All API calls lead to GPIO driver calls
 - Legacy GPIO API: include/linux/gpio.h
 - New GPIO API: linux/gpio/consumer.h

API: Legacy GPIO Kernel API

```
#include <linux/gpio.h>

int gpio_request(unsigned gpio, const char *label);
void gpio_free(unsigned gpio);
int gpio_to_irq(unsigned gpio);
int gpio_direction_output(unsigned gpio, int value);
int gpio_direction_input(unsigned gpio);
void gpio_set_value(unsigned gpio, int value);
int gpio_get_value(unsigned gpio);
```

Read Documentation/driver-api/gpio/legacy.rst for details.

Second Attempt: Device Tree

Listing 2: am335x-boneblack.dts

```
&am33xx pinmux {
           hw pins: hw_pins {
                   pinctrl-single,pins = <</pre>
                            AM33XX IOPAD(0x82c, PIN INPUT | MUX MODE7)
                                                                                       /* gpmc ad11.gpio0 27 */
                            AM33XX IOPAD(0x83c, PIN OUTPUT | MUX MODE7)
                                                                                       /* gpmc ad15.gpio1 15 */
                   >:
           };
8
9
11
           soc {
                    pinctrl-names = "default":
                    pinctrl-0 = <&hw_pins>;
13
14
           };
  };
```

Second Attempt: Code (1/3)

Listing 3: hw2.c

```
#include <linux/module.h>
2 #include <linux/gpio.h>
3 #include <linux/interrupt.h>
5 #define AM335 GPIO(bank,line)
                                   (32 * bank + line)
6 #define LED GPIO
                                   AM335 GPIO(1, 15)
  #define BTN GPIO
                                   AM335 GPIO(0, 27)
9 static int irq:
  static int led on:
11
12 static irgreturn t hw2 btn isr(int num, void *priv)
13 {
          led on ^= 0x1:
14
           gpio_set_value(LED_GPIO, led_on);
15
16
           pr info("interrupt!\n");
17
           return IRQ HANDLED;
18
19
  static int init hw2 init(void)
```

Second Attempt: Code (2/3)

```
21 {
22
           int err:
23
24
           err = gpio request(BTN GPIO, "my button");
25
           if (err) {
26
                    pr err("Unable to request button GPIO\n");
27
                   return -EINVAL;
28
29
           gpio direction input(BTN GPIO);
30
           irq = gpio to irq(BTN GPIO);
31
           err = request threaded irg(irg, NULL, hw2 btn isr,
32
                                       IRQF TRIGGER FALLING | IRQF ONESHOT,
33
                                       "my button key", NULL):
34
           if (err) {
35
                   pr err("Unable to request interrupt for button\n");
36
                   return -EINVAL:
37
38
39
           err = gpio request(LED GPIO, "my led");
           if (err) {
40
41
                   pr err("Unable to request LED GPIO\n");
42
                   return -EINVAL:
43
```

Second Attempt: Code (3/3)

```
44
           gpio direction output(LED GPIO, led on);
45
           return 0:
47
48
49 static void exit hw2 exit(void)
50
          free ira(ira, NULL);
51
52
           gpio free(BTN GPIO);
53
           gpio free(LED GPIO);
55
   module init(hw2 init);
   module_exit(hw2_exit);
58
   MODULE AUTHOR("Sam Protsenko <semen.protsenko@globallogic.com>");
   MODULE DESCRIPTION("Test module 2");
61 MODULE LICENSE("GPL"):
```

Shortcomings

Somewhat better, but still has its pitfalls:

- GPIO lines are still hard-coded in driver
- Obsolete legacy GPIO API
- · Referencing pinctrl from **soc** node is hacky
- Still no user space interface



Assignments

Assignment 1 (mandatory)

Try out everything we discussed today:

- Assemble "LED + button" device on the breadboard
- Build and run provided module #1 (make sure the device works)
- Build and run provided module #2 (make sure the device works)
 - Apply provided patch for .dts file (in kernel)
 - Rebuild .dtb file for BBB
 - Boot kernel with new dtb and load hw2.ko
- Think about how mentioned problems can be solved

Assignment 2

Find out and use existing drivers in the kernel:

- Look for gpio-leds and gpio-keys drivers in Documentation/devicetree/bindings/
- Try to use those drivers instead of hw1.ko / hw2.ko from this lecture
- Manage to handle button and LED in user space
- How to use PWM module to control LED brightness?
 - Which pin to connect LED to?
 - How to mux that pin for PWM mode?
 - How to enable PWM module in device tree?
 - Now how to control the LED brightness from user space? (sysfs)
 - Which existing driver can be used to control the LED brigtness via PWM from device tree? Try to use it.

Assignment 3

Figure out how ioremap() actually works:

- Examine **Documentation/arm/memory.rst**:
 - At which addresses **ioremap()** mappings are stored?
 - · Which function is used to prepare static mappings?
- Figure out how static mappings are being set up (hint: look where the function mentioned in Documentation is being called from (from arch/ code)? what's passed to that function from there?)
- · Which physical addresses are being statically mapped?
- · What are the corresponding virtual addresses (calculate manually)?
- Look at AM335x TRM, section 2 "Memory Map": which hardware modules can be accessed via those statically mapped addresses in kernel?

Assignment 3 (cont'd)

- Where is that function (from arch/) used? It's set to some callback field in some struct. Provide the file path (it's actually a board file).
- What does "static mapping" mean? Use git blame on the function mentioned in Documentation and read commit messages for found commits to get more info. Also Google for it.
- Does ioremap() actually creates new MMU mapping in page table when you call it, passing some GPIO register address?
- Can we avoid using **ioremap()** in **hw1.ko**? Why is that possible?
- Why it's incorrect to use **ioremap()** for system memory (regular RAM)?
- Trace ioremap() function call as deep as possible, using your IDE capabilities (for BBB architecture)

Assignment 4

Implement user space GPIO driver for our device

- · Create minimal user space driver (in C) using /dev/gpiochip* char devs
 - Toggle the LED on button press while your app is running
- Look here for insights:
 - Syscall interface: Documentation/ABI/testing/gpio-cdev
 - Examples: tools/gpio/*
- It's even better to use libgpiod (you'll have to cross-compile it for ARM)
- · Don't use GPIO sysfs interface, it's obsolete
- Send me all source files
- NOTE: User-space GPIO interface is useful for makers, but usually it's a poor substitute for real kernel drivers

Thank you!