a = b \* - c + b \* - c 3. a = (a \* b + c) - (a \* b - c)

圖

## CODE GENERATION

This is the final phase of the compiler.

It takes as input the Entermediate supersentation of the source program & produces as an output equalit traged program

Front Sode

End Optimizer Code

Grewater

Symbol Table

56

we'sl look at mainly stopics 1. 9 ssues in the design of a Code Genrator 2. Target Machine and 3. Simple code Grendon and finally: Peephole Optimization Issues in the design of a Code Generator røhile derigning a Lode genrator we'd have to keep certain issues in mind they are 4. Instruction Selection 1. Input to the code. generalor 5. Register Allocation. 2. Target Program 6. Evaluation Order. 3. Memory Management Input to the code Generalor " Code generalor accepts the input from the code optimizer - which is the intermediate optimized code ~ Internediale code is sup. using: 1. Postfix Notation

2 Trece Address Codl Co Quadraples Co Triples Co Indirect triples

3. DAG or Syntons directed tree

~ The assumption is that the inputis free of errors.

# #2. Target Program

~ The output of the code generator is the target 12 mg ram

" This can be in the form - Absolute machine language

- Relocatable madifine

language

- Assemby Dangrage.

Absolve Machine Language

- The absolute maune program is placed in a fixed memory location in RAM (main namony)

- Stifable when the program is very small.

~ Comprogram is compiled & executed in a faster manner.

orthor winter

~ It is nothing but object code.

« We need linker and Loader. Limker tikes likes several program (modules) to a single program.

Donce linking is over it generales an executable file and then the loader loads their to the main memory.

~ Whenever we get a flere space, we use that to store a program.

« Suitable for both small & large programs.

Assombly language

-9t is better, because it is easier & efficient to generate assembly language.

~ Further since most machine supposes assembly language, they all can be exteded.

~ The most comom taget madrine architure are RISC, CISC & Stack Based (eg: NMs for java byle code)

# #3. Management of Memory

- ~ Symbol table is used to marge the memory
- ~ Mapping of variable nons to address is done co-opening by the front end & code generator.
  - ~ Hence all the table should be done property -Iback jumps is bettern easier than front jumps)

# #9. Instruction Selection

~ Instruction selection and the speed of the instruction is very important.

eg!-

a = a+1

Dan be written as

MOV Ro, a now these three instruction MOV Ro, #1 can be replaced with single MOV Ro, a I instruction: [INC a ]— this is nomemory efficient & faster.

PDD a, Ro, C d = a + eMov Ro, b PDD Ro, C PDD Ro, C

MOV Ro, a) instead MOV

MOV Ro, a) instead MOV

Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mov Ro, a) instead

Mo

The nature of instruction set of the target machine has a strong effect on the difficulty of instruction selection.

d, Ro

"Uniformity & completeness of the institution set are emportent factors.

"Instruction speed & machine éditoms are other Emportors. factors.

#5. Register Allocation

~ The key problem in code generation is what to hold in what rugisters.

~ Registers are fastes computational units for the target machine but we usuall do no have senough of them. 61.

This performed in two ways, sugister allocation & registor assignment. « Register Allocation specifies which reactable contains which variable. eg:- Ro contain avantable A

Ry contain avantable B

Rossigned to) Régister Assignaint specifies which variable is contained in which register.

eg:- A will be contained by Ro

- The differer is to when the no. of variables either exceeds or is less than the no. of avaiable régisters.

~ Finding optimal solution to assignated variables to register's is difficult (even with Single-negister maching).

- ~ It is an NP-Complete problem ( one of the planoible approach is heuristic optimitation)
- It be conserven more complerated if the target machine hased-vitain conventions.

#### Evaluation Order

- ~ The order in which the instructions are executed as well as the operations are performed will decide the efficiency of the target code.
  - ~ Picking the bost order is an MP-complete problem
  - This can be solved to an exted by code optimization where the order of instructions get changed.
- ~ Other design goals of the target code generated include correctness, ease of implemation, testing and maintain tain ability.

# El Target Machine

- ~ Familarily with the target machine & its anstruction set is a pre-requisite for designing a good code generator.
- 4. Our target computer is a byte-addusable maine withe 4 byts to a word & with n-general purpose segisters. Ro - Ro-1.

The sinstruction set is in the format

op destination, source

op = ope code

3. It has the following op-codes: MOV, ADD, SUB.

- 4. The source and dustination fields are not long eneough to hold memory address.
  - · Hence bût pattern in these field specify that words following an instruction contain operands & and for galdrusses.
  - 5. The source & distriction of an instruction and Specified by combining origistans and memory locutions with address mode.
    - 6. The adders modes together with their assemblylarguye forms & associated cost are as follows.

| Mode             | Form | Address                | Added lost |
|------------------|------|------------------------|------------|
|                  | M    | M                      | 1          |
| absolute         | R    | R                      | 0          |
| Sugistor         | c(f) | C+unterlo(R)           | 1.         |
| indexed sujiston | 4R   | contab (91)            | b          |
| individ indexed  |      | controd (c+contens(R)) | 1          |
| literal          | #c   | 64, C                  | 1          |

Mov M, R. - moves the confuspences Roto register Ph MOV M, +(RO) - move contrapped to contra (Ro)) toM MOV M, \*4(Po) - move contents (40 content (40 conts (Po))) to M Mov #0,#1 - Doad contat l to gregister Ro

# Instruction lost

~ Cost of an instruction is one plus-the cost associated with the source & destition adders mods, indicated by addressest in the above tables

~ This cost corresponds to the length of the instruction

~ A daws made with only leigth of the instruction is stoned has zono cost.

eost=6

cost=2

eg:-MON 'Ro , b

> ADD Ro, O

R, Ro MOV

\* R1, RO

4 R2 , RO ADD

A simple Lode genrator

~ H generales target code for as equence of 3-adduss code instructions.

a We assume that the computed result is stoud in registes as long as possible.

- It is numoved from the rugister if - the rugister if - the rugister is needed for anothe computation (i) the rugister is needed for anothe computation (i) just before a procedus call of jump statement.

# Register and Address Descriptors (Data Stouchous)

~ The code generator uses discriptores to keep track of negristers contents & addens for names.

1. A Registor Descripton: Keeps track of what is currently in each negister.

is needed. (initally all registers are empty)

An Adding Descriptor: Keepstrack of the bocation where the curut value of the manne (specially) can be found at suntime. (provides variable info)

The location mig ut be negrister, a stack location on a nemony address, etc.

# Algorithm for simple code generator

~ It uses a function getReg() to assign registors to reveables.

| The following actions are performed by code  |
|--|
| generalore for an instruction [x=yopz].  |
| " It assumestrat L is the location where the operput   |
| of yopz istobe is to be saved.   |
| Steps "10 10 la est the Incation of L  |
| 1. Call the function get Reg() to get the location of L  |
| 2. Dela entresent location of y by   |
| consulting address descriptor of y.  cany)  r If y is no present in location. I, then  |
| ~ If y is no prosent in location L, then   |
| generale the instanction mov 12, 91 to   |
| copy the value of y to L. y prime or addens deeript  |
| valuetre y' is stone   |
| 3. The present location z is determined using step 2   |
| 3. The public instruction is generalidas [op 10,7]   |
| address descriptor of z' => value of   |
| address descriptor of z' => value of |
| 1 2 10 Azalul ol Tulon ol  |

4. Now L contains me Value of [yop z].

67.

alf Lisa register then update its register descriptor such that it contains the value of n.

~ Ukewise updde the adders descriptor of n to indicale that it is stored in L'.

If 982 have no future use, then we can upade the negister descriptors of both y & z to remove them.

Eg: - Let the expression be: d = (a-b) + (a-c)+ (a-c)  $t_1 = a - b$ 

$$t_2 = a - c$$
 — is the corresponding 8  
 $t_3 = t_1 + t_2$  address code.


Adons Deepp Register Dacapor Code Genator Statements ti in Ro Ro contains t, MOV Ro, a  $t_1 = a - b$ to into Rocontains E SUB P, 6


the second MOV R, a  $2 \cdot t \cdot 2 = a - c$ inko Ro contains t, SUB RIC  $\ell_1$  cowains  $t_2$ Ez m R1

E3 = 61 + 62 ADD Ro, R, Ro conteins by tz in ho R, contain ba ta in Ro  $d = t_3 + t_a$ ADD Rooks Ry contains de de into MADE & DES

Shrough

provious 18





~ It is done by examining a short sequence of instructions through a window (or peephole) and suplace the instructions by a foster (on short sequence of instauctions)

> Peep hole is a short moving window on the taget program.



### (or characters tics) Peep hole Optimization Techniques

- 1. Redundant instruction Elemention
- 2. Removed of unrachable code
  - 3. Flow of control op timerations
  - 4. Alebraic simplifications &
    - Reduction in Strungth
  - 5. Machine 2dioms.

## Kedudent Instruction Elemination

N Eg:- MON Ro, a MON A, Ro

" Hove the realm of a can be directly access from Ro and it is not original to move it back to a.

« If such a statement is in a loop it will take cause more exe unnecessary execution fine. ~ Here the instuction MOV a, Ro is redundant.

#2. Removal of Unruadrable Code

~ If contain statems one never \* colored during the life time of the program, they are un reachable.

~ Henre is can be safely removeed.

def soum (a, b):

octurn (a+b)

print (a+b) 4

insteach aind cambe removed Flow of Lontrol Optimization « Using peep-hole optimization unnecessary jumps can be eliminated goto L3 eg: gofo Li L1: goto L3 can be L1: goto L2 optimized L2: goto L3 L2: goto L3 as. L3 HOV Ro, a L3; mor Ro, a

###. Algebraic Simplifications & Reduction in Struyth

~ Some expansions can be made simple

eg: n = n \* 1 => n n = n \* 2 n = n \* 1 n =

#5. Use of Machine lowoms

- It is process of woing powerful features of CPU

instructions - which preforms the operation in

faster manner

eg: - a = a + b | => INC a; a = a - 1 => PEC a.

71.