



5. $a = b * -c + b * -c$




6. $a = (a * b + c) - (a * b - c)$



CODE GENERATION

- ~ This is the final phase of the compiler.
- ~ It takes as input the intermediate representation of the source program & produces as an output equivalent target program



~ We'll look at mainly 3 topics

1. Issues in the design of a Code Generator

2. Target Machine ~~and~~

3. ~~Simple~~ Code Generator

and finally : Peephole Optimization



Issues in the design of a Code Generator

~ While designing a code generator we'd have to keep certain issues in mind they are

1. Input to the code .
Generator

2. Target Program

3. Memory Management

4. Instruction Selection

5. Register Allocation.

6. Evaluation
Order.

#1. Input to the Code Generator

~ Code generator accepts the input from the code optimizer — which is the intermediate optimized code

~ Intermediate code is rep. using:

1. Postfix Notation

2. Tree-Address Code
- ↳ Quadruples
 - ↳ Triples
 - ↳ Indirect triples

3. DAG or Syntax directed Tree

~ The assumption is that the input is free of errors.

#2. Target Program

- ~ The output of the code generator is the target program
- ~ This can be in the form -
 - Absolute machine language
 - Relocatable machine language
 - Assembly Language.

* Absolute Machine Language

- ~ The absolute machine program is placed in a fixed memory location in RAM (main memory)
- ~ Suitable when the program is very small.
- ~ ~~Code~~ Program is compiled & executed in a faster manner.

~~with this also~~

* Relocatable machine Language

- ~ It is nothing but object code.
- ~ We need linker and loader. Linker ~~the~~ links several program(modules) to a single program.
- ~ Once linking is over it generates an executable file and then the loader loads this to the main memory.
- ~ Whenever we get a free space, we use that to store a program.
- ~ Suitable for both small & large programs.

* Assembly language

- ~ It is better, because it is easier & efficient to generate assembly language.
- ~ Further since most machine supports assembly language, they ~~are~~ can be extended.
- ~ The most common target machine architecture are RISC, CISC & Stack Based (eg: JVMs for java byte code)

#3. Management of Memory

- ~ Symbol table is used to manage the memory
- ~ Mapping of variables to address is done co-operatively by the front end & code generator.
- ~ Hence all the labels should be done properly - (back jumps is ~~better~~ easier than front jumps)

#4. Instruction Selection

- ~ Instruction selection and the speed of the instruction is very important.

eg:-

$$a = a + 1$$

Can be written as

$$\left. \begin{array}{l} \text{MOV } R_0, a \\ \text{MOV } R_0, \#1 \\ \text{MOV } R_0, a \end{array} \right\} \begin{array}{l} \text{now these three instructions} \\ \text{can be replaced with single} \\ \text{instruction: } \boxed{\text{INC } a} \end{array} \text{ - this is memory efficient \& faster.}$$

eg:- $a = b + c$
 $d = a + e$

MOV R0 R0, b		MOV R0, b
ADD R0, c		ADD R0, c
MOV a, R0	} instead of performing redundant operations we can do	ADD R0, c
MOV R0, a		MOV d, R0
ADD e, R0		
MOV R0, d		

- ~ The nature of instruction set of the target machine has a strong effect on the difficulty of instruction selection.
- ~ Uniformity & completeness of the instruction set are important factors.
- ~ Instruction speed & machine idioms are other important factors.

#5. Register Allocation

- ~ The key problem in code generation is what to hold in what registers.
- ~ Registers are faster computational units in the target machine but we usually do not have enough of them. 61.

~ This performed in two ways, register allocation & register assignment.

(register is allocated)

~ Register Allocation specifies which ~~variable~~ ^{register} contains which variable.

eg:- R_0 contain a variable A

R_1 contain a variable B

(register is assigned to)

Register Assignment specifies which variable is contained in which register.

eg:- A will be contained by R_0

~ The difference is ~~in~~ when the no. of variables either exceeds or is less than the no. of available registers.

~ Finding optimal solution to assignment of variables to registers is difficult (even with single-register marking).

~ It is an NP-Complete problem (one of the plausible approach is heuristic optimization)

~ It becomes even more complicated if the target machine has certain conventions.

#6. Evaluation Order

- ~ The order in which the instructions are executed as well as the operations are performed will decide the efficiency of the target code.
- ~ Picking the best order is an NP-complete problem
- ~ This can be solved to an extent by code optimization where the order of instructions get changed.
- ~ Other design goals of the target code generated include correctness, ease of implementation, testing and maintainability.

Target Machine

- ~ Familiarity with the target machine & its instruction set is a pre-requisite for designing a good code generator.

1. Our target computer is a byte-addressable machine with 4 bytes to a word & with n -general purpose registers $R_0 - R_{n-1}$.

2. The instruction set is in the format

op destination, source

op = op code

3. It has the following op-codes: MOV, ADD, SUB.

4. The source and destination fields are not long enough to hold memory address.

^{certain} Hence bit pattern in these field specify that words following an instruction contain operands and/or addresses.

5. The source & destination of an instruction are specified by combining registers and memory locations with address mode.

6. The address modes together with their assembly-language forms & associated cost are as follows.

<u>Mode</u>	<u>Form</u>	<u>Address</u>	<u>Added Cost</u>
absolute	M	M	1
register	R	R	0
indexed	C(R)	C + contents(R)	1.
indirect register	*R	contents(R)	0
indirect indexed	*C(R)	contents(C + contents(R))	1
literal	#C	64, C	1

eg:-
 MOV M, R₀ - moves the contents of register R₀ to register R₆
 MOV M, 4(R₀) - move contents of ~~content~~ 4 + contents(R₀) to M
 MOV M, *4(R₀) - move contents (4 * contents(R₀)) to M.
 MOV R₀, #1 - load content 1 to register R₀

Instruction Cost

- ~ Cost of an instruction is one plus the cost associated with the source & destination address modes, indicated by address cost in the above table.
- ~ This cost corresponds to the length of the instruction.
- ~ A data mode with only length of the instruction is stored has zero cost.

eg:-
 MOV R₀, 6
 ADD R₀, 0
 MOV R₁, R₀ cost = 6

MOV *R₁, *R₀ cost = 2
 ADD *R₂, *R₀

3 A simple code generator

- ~ It generates target code for a sequence of 3-address code instructions.

- ~ We assume that the computed result is stored in registers as long as possible.
- ~ It is removed from the register if ~~the reg~~
 - (i) the register is needed for another computation
 - (ii) just before a procedure call or jump statement.

Register and Address Descriptors (Data Structures)

- ~ The code generator uses descriptors to keep track of registers contents & address for names.

1. A Register Descriptor : Keeps track of what is currently in each register.
 - ~ It is consulted whenever or a new generator is needed. (Initially all registers are empty)
2. An Address Descriptor : Keeps track of the location where the current value of the name (spec. (variable)) can be found at runtime. (provides variable info)
 - ~ The location might be register, a stack location or a memory address, etc.

Algorithm for simple code generator

- ~ It uses a function `getReg()` to assign registers to variables.

~ The following actions are performed by code generator for an instruction $[x = y \text{ op } z]$.

~ It assumes that L is the location where the output of $y \text{ op } z$ is to be saved.

Steps

1. Call the function get Reg() to get the location of L .

2. Determine the present location of ' y ' by consulting address descriptor of y .

~ If y is not present in ^(any) location L , then

generate the instruction $[\text{mov } L, y']$ to

copy the value of y to L .

y' prime or address descriptor of y - where value of ' y ' is stored

3. The present location z is determined using step 2 and the instruction is generated as $[\text{op } L, z']$

address descriptor of $z' \Rightarrow$ value of z is perform op with value in L .

4. Now L contains the value of $[y \text{ op } z]$.

~ If L is a register then update its register descriptor such that it contains the value of x .

~ Likewise update the address descriptor of x to indicate that it is stored in ' L '.

5. If y & z have no future use, then we can update the register descriptors of both y & z to remove them.

Eg:- Let the expression be: $d = (a-b) + (a-c) + (a-c)$

$$t_1 = a - b$$

$$t_2 = a - c$$

$$t_3 = t_1 + t_2$$

$$d = t_3 + t_2$$

- is the corresponding 3 address code.

	<u>Statements</u>	<u>Code Generator</u>	<u>Register Descriptor</u>	<u>Address Descriptor</u>
1.	$t_1 = a - b$	MOV R_0, a SUB R_0, b	R_0 contains t_1 R_0 contains t_1	t_1 in R_0 t_1 in R_0
2.	$t_2 = a - c$	MOV R_1, a SUB R_1, c	R_0 contains t_1 R_1 contains t_2	t_1 in R_0 t_2 in R_1
3.	$t_3 = t_1 + t_2$	ADD R_0, R_1	R_0 contains t_3 R_1 contains t_2	t_3 in R_0 t_2 in R_1
4.	$d = t_3 + t_2$	ADD R_0, R_0 MOV $R_0, 68$	R_0 contains t_3 R_0 contains t_3	t_3 in R_0 t_3 in R_0



Peephole Optimization

- ~ This technique is applied to improve the performance of the program.
- ~ It is done by examining a short sequence of instructions through a window (or peephole) and replace the instructions by a faster (or short sequence of instructions).
- > Peephole is a ^{small} ~~short~~ moving window on the target program.

Peephole Optimization Techniques (or characteristics)

1. Redundant instruction Elimination
2. Removal of unreachable code
3. Flow of control optimizations
4. Algebraic simplifications &
5. Reduction in strength ~~and~~
5. Machine idioms.

#1. Redundant Instruction Elimination

~ Eg:-
MOV R₀, a
MOV A, R₀

~ Here the value of a can be directly access from R₀ and it is not required to move it back to a.

~ If such a statement is in a loop it will take ~~cause~~ more ~~exe~~ unnecessary execution time.

~ Hence the instruction MOV a, R₀ is redundant.

#2. Removal of Unreachable Code

~ If certain statements are never ^{executed} ~~executed~~ during the life time of the program, they are unreachable.

~ Hence it can be safely removed.

eg:-

```
def sum(a, b):
```

```
    return (a + b)
```

```
    print(a + b)
```

← unreachable and can be removed

#3. Flow of Control Optimization

~ Using peep-hole optimization unnecessary jumps can be eliminated

eg: goto L1
.....
L1: goto L2
.....
L2: goto L3
.....
~~L3: goto~~
L3: MOV R0, a

can be
→
optimized
as.

goto L3
.....
L1: goto L3
.....
L2: goto L3
.....
L3: MOV R0, a

#4. Algebraic Simplifications & Reduction in Strength

~ Some expressions can be made simple

eg: $x = x * 1 \Rightarrow x$
 $x = x * 0$
 $x = 3 + 4 \Rightarrow x = 7$

$x = x^{1/2} \Rightarrow x = x * x$
 $b = 5 / 3 \Rightarrow b = y > 3$

is reduced in strength by using
"cheaper" operators.

#5. Use of Machine Idioms

~ It is process of using powerful features of CPU instructions - which perform the operation in faster manner

eg:- $a = a + 1 \Rightarrow \text{INC } a$; $a = a - 1 \Rightarrow \text{DEC } a$.