Lab02 Addressing Mode

(1) What is Addressing Mode?

Link: IS for PIC18F4520

(http://technology.niagarac.on.ca/staff/mboldin/18F Instruction Set/)

(2) PIC18F4520 Adressing Mode

No Operation

NOP

INHERENT ADDRESSING (IMPLIED ADDRESSING)

• SLEEP \ RESET \ DAW

LITERAL ADDRESSING (IMMEDIATE ADDRESSING)

• MOVLW · ADDLW · SUBLW · ANDLW · GOTO · CALL...

DIRECT ADDRESSING (ABSOLUTE ADDRESSING)

INDIRECT ADDRESSING

BIT ADDRESSING

RELATIVE ADDRESSING

No Operation

NOP

No Operation

Syntax:

NOP

[label] NOP

No operation

Operands: Operation: None

Status Affected:

None

Encoding:

0000 0000

0000 0000 1111

Description:

No operation.

Words:

Cycles:

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	No operation	No operation	No operation
-			· ·	· ·

Example:

None.

Sample code:

```
1
     #INCLUDE <p18f4520.inc>
2
             CONFIG OSC = INTIO67
3
             CONFIG WDT = OFF
4
             org 0x10; PC = 0x10
5
     start:
6
             nop
7
             nop
8
             nop
9
             nop
10
             nop
11
```

- PC += 2
- "wasting" 1 clock cycle
- delay loop

Inherent Addressing

• SLEEP \ RESET \ DAW

SLEEP

SLEEP Enter SLEEP mode

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

0 → WDT postscaler,

 $\begin{array}{l} 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$

Status Affected: TO, PD

Encoding: 0000 0000 0000 0011

Description: The power-down status bit (\overline{PD}) is

cleared. The time-out status bit $(\overline{\text{TO}})$ is set. Watchdog Timer and

its postscaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4		
Decode	No	Process	Go to		
	operation	Data	sleep		

RESET

RESET Reset

[label] RESET Syntax:

Operands: None

Operation: Reset all registers and flags that

are affected by a MCLR Reset.

Status Affected: ΑII

Encoding: 0000 1111 0000 1111

This instruction provides a way to execute a MCLR Reset in software. Description:

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4		
Decode	Start	No	No		
	reset	operation	operation		

Example: RESET

After Instruction

Registers = Reset Value Flags* Reset Value DAW

Decimal Adjust W Register

Syntax: [label] DAW

Operands: None

Operation: If [W<3:0>>9] or [DC=1] then

 $(W<3:0>) + 6 \rightarrow W<3:0>;$

else

 $(W<3:0>) \rightarrow W<3:0>;$

If [W<7:4>>9] or [C=1] then $(W<7:4>) + 6 \rightarrow W<7:4>$;

else

 $(W<7:4>) \rightarrow W<7:4>;$

Status Affected: C

Encoding:

Description: DAW adjusts the eight-bit value in

W, resulting from the earlier addition of two variables (each in

packed BCD format) and produces


a correct packed BCD result.

Words: 1

Cycles: 1

Q Cycle Activity:

BCD addition adjustment



Literal Addressing


- 8-bits literal MOVLW · ADDLW · SUBLW · ANDLW
- 20-bits literal *GOTO...

Sample code:

```
#INCLUDE <p18f4520.inc>
CONFIG OSC = INTIO67
CONFIG WDT = OFF
org 0x10 ;PC = 0x10


start:
MOVLW 0x05

end
```



Direct Addressing

Data Memory MAP



12-bits memory address, higher 4 bits for bank select.

- ==> 將整塊4096Bytes的記憶體區分成16個小區 (bank0~bank15)
- Some data movement instructions on file register
 - *Access Bank
 - Access RAM (or GPRs) (0x000 ~ 0x07F and 0xF80 ~ 0xFFF)
 - Bank Select (higher address) (0x000 ~ 0xFFF)
- (*) 因為 data movement 的 file register 欄位只有 8 個 bits,所以 Access Bank 方式只能存取 256 個 bytes 的記憶 體空間(0x000 ~ 0x07F 和 0xF80 ~ 0xFFF)。

因此若要存取整個 4096-bytes 大小的記憶體空間,要使用 Bank Select 的方式存取。

MOVWF

MΟV	/WF	Move W	Move W to f							
Synt	ax:	[label]	[label] MOVWF f[,a]							
Ope	rands:	$0 \le f \le 25$ $a \in [0,1]$	$0 \le f \le 255$ $a \in [0,1]$							
Оре	ration:	$(W)\tof$								
Statu	us Affected:	None								
Enco	oding:	0110	111a	ffff	ffff					
Desc	cription:	256 byte Access B riding the	f' can be bank. If ' ank will t BSR val will be se	anyw a' is 0, be sele ue. If 'a elected	here in the					
Word	ds:	1	1							
Cycl	es:	1	1							
QC	cycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read	Process Write							

register 'f'

Data

register 'f'

MOVLB (Use MOVLB to select bank)

		1 nibble(半位元組) = 4bit						
MOVLB	Move liter	Move literal to low nibble in BSR						
Syntax:	[label]	MOVLB k						
Operands:	$0 \le k \le 25$	5						
Operation:	$k \to BSR$							
Status Affected:	None	VV	VV					
Encoding:	0000	0001 kk	kk a kkkk					
Description:		iteral 'k' is loa Select Regis	adda iiiid					
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read literal 'k'	Process Data	Write literal 'k' to BSR					
Example:	MOVLB 5							
Before Instru BSR regis		02						
After Instructi BSR regis		05						

MOVFF

MOVFF	Move f to f						
Syntax:	[<i>label</i>] MOVFF f _s ,f _d						
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$						
Operation:	$(f_s) \rightarrow f_d$						
Status Affected:	None						
Encoding:							
1st word (source)	1100 ffff ffff f	fffs					
2nd word (destin.)	1111 ffff ffff f	fff _s					

Description:

The contents of source register 'f_s' are moved to destination register 'f_d'. Location of source 'f_s' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination 'f_d' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as


the destination register

MOVFF 是一個很特別的指令,他的指令格式是給你兩個12-bits 的 file register 欄位去填,所以在整個 4096-bytes 大小的記憶體裡,想去哪就去哪,不需要在乎bank 這件事,也就是這個指令可以隨意在 4096-bytes 大小的記憶體空間裡存取。

Sample code: Access Bank


```
#INCLUDE <p18f4520.inc>
CONFIG OSC = INTIO67
CONFIG WDT = OFF
org 0x10 ;PC = 0x10

start:
MOVLW 0x99 ; WREG = 0x99
MOVWF 0x10 ; [0x010] = 0x99
end
```



Sample code: Bank Select

```
#INCLUDE <p18f4520.inc>
1
2
             CONFIG OSC = INTIO67
3
             CONFIG WDT = OFF
4
             org 0x10; PC = 0x10
5
     start:
6
             MOVLW 0x99; WREG = 0x99
7
             MOVLB 0x4; BSR = 4
8
             MOVWF 0x10, 1; use BSR select bank; [0x410] = 0x99
9
     end
```



Sample code: MOVFF

```
1
    #INCLUDE <p18f4520.inc>
2
            CONFIG OSC = INTIO67
3
            CONFIG WDT = OFF
4
            org 0x10; PC = 0x10
5
    start:
6
           MOVLW 0x99; WREG = 0x99
7
           MOVLB 0x4; BSR = 4
           MOVWF 0x10, 1; use BSR select bank; [0x410] = 0x99
8
9
            MOVFF 0x410, 0x420; [0x420] = 0x99
10 end
```

400	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
410	99	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
420	99	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
430	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
440	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
450	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
460	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
470	0.0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
480	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
490	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4A0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4B0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4C0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4D0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4E0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
4F0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
500	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

Indirect Addressing

THREE SFRS CALL FSRx (x for 0~2)

- FSR0 · FSR1 · FSR2
- 16bits (FSRxH : FSRxL) to cover all data memory address
- they are pointer
- LFSR (let FSRx point to memory address k)

	LFSR	Load FSF	?							
	Syntax:	[label]	[label] LFSR f,k							
	Operands:	0 ≤ f ≤ 2 0 ≤ k ≤ 40	$0 \le f \le 2$ $0 \le k \le 4095$							
	Operation:	$k \rightarrow FSRf$								
	Status Affecte	ed: None								
	Encoding:	1110 1111		off k ₁₁ kkk kkk kkkk						
	Description:		The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.							
\circ	Words:	2	2							
O	Cycles:	2								
	Q Cycle Acti	vity:								
	Q1	Q2	Q3	Q4						
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH						
	Decode	Read literal	Process Data	Write literal 'k' to FSRfL						
	Example: LFSR 2, 0x3AB									
	After Inst FSR FSR	2H = 0x	03 AB							

Some SFRs related to pointer FSRx (x for 0~2)

- INDFx: 指針不變,對指向的記憶體位置進行操作
- PLUSWx:指針 + WREG = 新的記憶體位置後,對指向的 記憶體位置進行操作
- POSTINCx:對指向的記憶體位置進行操作後,指針 + 1
- POSTDECx:對指向的記憶體位置進行操作後,指針-1
- PREINCx:指針 + 1 後,對指向的記憶體位置進行操作

Sample code:

```
1
     #INCLUDE <p18f4520.inc>
2
      CONFIG OSC = INTIO67
3
      CONFIG WDT = OFF
4
      org 0x00; PC = 0x00
5
     setup1:
6
      LFSR 0, 0x000 ; FSR0 point to 0x000
7
      LFSR 1, 0x010; FSR1 point to 0x010
8
      LFSR 2, 0x020; FSR2 point to 0x020
      MOVLW 0x10; WREG = 0x10
10
     start:
      INCF POSTINC0
11
      ; [0x000] += 1; FSR0 point to 0x001
13
14
      INCF PREINC1
15
      ; FSR1 point to 0x011 ; [0x011] += 1
16
17
      INCF POSTDEC2
18
      ; [0x020] += 1 ; FSR2 point to 0x01F
19
20
      INCF INDF2
21
    ; [0x01F] += 1 ;
22
      ; FSR2 point to 0x01F(unchanged)
    INCF PLUSW2
24
25
      ; [0x01F+0x10] += 1
     ; FSR2 point to 0x01F(unchanged)
27 end
```

Bit Addressing

- BSF \ BCF \ BTFSC \ BTFSS
 - Set or clear specific bit file register

Sample code:

```
#INCLUDE <p18f4520.inc>
CONFIG OSC = INTIO67
CONFIG WDT = OFF
org 0x10; PC = 0x10
start:
BSF 0x000, 1
end
```

Address	Symbol	Hex	Decimal	Binary	Char
000		0x02	2	00000010	1.1
001		0x00	0	00000000	1.1
002		0x00	0	00000000	1.1
003		0x00	0	00000000	1.1
004		0x00	0	00000000	1.1

Relative Addressing

- BC · BN · BNC · BNN · BNZ(branch if not zero) ...
- for all the "Branch" instruction to addressing
- relative address to PC value (branch的下一行)

- offset is word address(for PIC18F4520 1 word = 2Bytes)
- if branch: PC = PC + 2 + n * 2 (2's complement)

if not branch: PC = PC + 2

BZ Branch if Zero

Syntax: [label] BZ n

Operands: $-128 \le n \le 127$

Operation: if Zero bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

Description: If the Zero bit is '1', then the pro-

gram will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then

a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q1 Q2		Q4	
Decode	Read literal	Process	Write to PC	

• Example:

Memory	,			1:		#INCLUDI	E <p18f4321.inc></p18f4321.inc>
address	Op code			2:		ORG	0x00
0000	0E02	MOVLW	0x2		BACK	MOVLW	0x00 0x02
0002	0802	SUBLW	0x2		DACK	SUBLW	0x02 0x02
0002	E001	BZ	0x2	5:		BZ	DOWN
0006	0E04	MOVLW		6:		MOVLW	0x04
0008	0804	SUBLW	0x4	7:	DOWN	SUBLW	0x04
000A	E0FA	BZ 0		8:		BZ	BACK
000C	0003	SLEEP		9:		SLEEP	