

# CT1 Zusammenfassung

Joël Plambeck – [plambjoe@students.zhaw.ch](mailto:plambjoe@students.zhaw.ch) – Version 0.1, 02.11.2020

---

## Table of Contents

### Computer Technik

From C to executable

### Cortex-M

Object File Sections

### Data Transfer

### Flags

### Arithmetic Operations

### Unsigned / Signed Integers

Addition / Subtraction

Multiword Addition / Subtraction

Integer Casting

### Loops

### Branches

Compare and Test

Unconditional

Conditional

### Parameterübergabe

Subroutine

Calling Assembly Subroutine from C

### Stack

### Linking

### Exceptions

Exceptional Control Flow

Exceptions Cortex-M3/M4

Interrupts

### Pipeline

### SEP Handout

---

Dokumentation: [Moodle](#)

## Computer Technik

| Neumann Architecture | Hardware Components  | Computers System & Executable                |
|----------------------|----------------------|--|
| <input type="text"/> | <input type="text"/> | <input type="text"/><br><input type="text"/> |

|                          |   |
|--------------------------|---|
| <b>Main memory</b>       | central memory, via System-Bus, access to individual bytes, volatile            |
| <b>Secondary storage</b> | long-term storage, via I/O, access to data blocks, non-volatile, slow but cheap |

From C to executable

|             |  |
|-------------|--|
| <div></div> | <div><div><b>Pre-Processor</b><ul style="list-style-type: none"><li>Kopiert inhalt von #includes</li><li>Kopirt Makros (#define) in Quelltext</li></ul></div><div><b>Compiler</b><ul style="list-style-type: none"><li>Übersetzt Computer unabhängigen C code in Assemblercode</li></ul></div><div><b>Assembler</b><ul style="list-style-type: none"><li>Übersetzt in Maschineninstruktionen</li><li>Resultat: Binary File (nicht lesbar)</li></ul></div><div><b>Linker</b><ul style="list-style-type: none"><li>Merge Object files</li><li>Löst Abhängigkeiten auf</li><li>Erzeugt executable</li></ul></div></div> |
|-------------|--|

Cortex-M

| Cortex-M Architecture            | Program Execution            | Code structure          |
|----------------------------------|------------------------------|-------------------------|
| <div>Cortex-M Architecture</div> | <div>Program Execution</div> | <div></div> <div></div> |
| Instruction Types                | Memory Allocation            | C to Assembly           |
| <div></div>                      | <div></div>                  | <div></div>             |

Big endian

A multi-byte representation where the **MSByte** is at the lower address

Little endian

A multi-byte representation where the **LSByte** is at the lower address

Alignment

- Half-word aligned Variables aligned on even addresses
- Word aligned Variables aligned on addresses that are divisible by four

Object File Sections

| Object File Sections | Assembly Program Structure | Variables in Object sections |
|----------------------|----------------------------|------------------------------|
| <div></div>          | <div></div>                | <div></div>                  |

Data Transfer

| Arrays   | Loading Literals                                 | Literals variations  |
|--|--|----------------------|
| <input type="text"/><br><br>byte_array DCB 0xAA, 0xBB, 0xCC<br>halfword_array DCW 0x0011, 0x2233 | <input type="text"/><br><br><input type="text"/> | <input type="text"/> |

## Flags

| Flag     | Meaning    | Action | Operands         |
|----------|------------|--------|------------------|
| Negative | MSB = 1    | N = 1  | signed           |
| Zero     | Result = 0 | Z = 1  | signed, unsigned |
| Carry    | Carry      | C = 1  | unsigned         |
| Overflow | Overflow   | V = 1  | signed           |

## Arithmetic Operations

| Bitwise operations   | Shift / Rotate                                   |
|----------------------|--|
| <input type="text"/> | <input type="text"/><br><br><input type="text"/> |

## Unsigned / Signed Integers

### Addition / Subtraction

- Unsigned**
  - Addition:**  $C = 1 \rightarrow$  Carry. Result too large for available bits
  - Subtraction:**  $C = 0 \rightarrow$  Borrow. Result less than Zero (no negative numbers)
- Signed**
  - Addition:** potential **overflow** with equally signed operands
  - Subtraction:** potential **overflow** with oppositely signed operands

### Multiword Addidtion / Subtraction

| Multi-Word Addition  | Multi-Word Subtraction |
|----------------------|------------------------|
| <input type="text"/> | <input type="text"/>   |

|  |  |
|--|--|
| Multi-word addition<br>Multi-Word Addition | Multi-word subtraction<br>Multi-Word Subtraction |
|--|--|

## Integer Casting

|                   | Unsigned (Carry)  | Signed (Overflow)   |
|-------------------|---|---|
| <b>Extension</b>  | <p><b>0000</b><br/>1011 → <input type="checkbox"/> 1011</p> <p><b>0000</b><br/>0011 → <input type="checkbox"/> 0011</p> | <p><b>1111</b><br/>1011 → <input type="checkbox"/> 1011</p> <p><b>0000</b><br/>0011 → <input type="checkbox"/> 0011</p> |
| <b>Truncation</b> | <p>Modulo Operation</p> <p><input type="text"/></p>   | <p>possible change of sign</p> <p><input type="text"/></p>  |

## Loops

| if                   | do-while             | while                | switch               |
|----------------------|----------------------|----------------------|----------------------|
| <input type="text"/> | <input type="text"/> | <input type="text"/> | <input type="text"/> |

## Branches

- Type 
  - **Unconditional**: jump always
  - **Conditional**: jump only if condition is met
- Address hand-over
  - **Direct**: target address part of instruction
  - **Indirect**: target address in register
- Address of target
  - **Relative**: target address relative to PC
  - **Absolute**: absolute target address

## Compare and Test

- CMP**    • SUBS without storing result but setting flags
- TST**    • AND without storing result but setting flags

## Unconditional

| Symbol | Properties       |
|--------|------------------|
| B      | direct, relative |

|                     |   |
|---------------------|---|
| <b>Symbol</b><br>BX | <b>Properties</b><br>indirect, absolute |
|---------------------|---|

## Conditional

Conditional branch limit

**Limited range of -256..254 Bytes** for label/pointer of conditional branch

## Flags

| Symbol | Condition        | Flag    |
|--------|------------------|---------|
| BEQ    | Equal            | $Z = 1$ |
| BNE    | Not equal        | $Z = 0$ |
| BCS    | Carry set        | $C = 1$ |
| BCC    | Carry clear      | $C = 0$ |
| BMI    | Negative         | $N = 1$ |
| BPL    | Positive or Zero | $N = 0$ |
| BVS    | Overflow         | $V = 1$ |
| BVC    | No overflow      | $V = 0$ |

## Unsigned

| Symbol      | Condition (Unsigned)         | Flag                |
|-------------|------------------------------|---------------------|
| BEQ         | Equal                        | $Z = 1$             |
| BNE         | Not equal                    | $Z = 0$             |
| BHS (= BCS) | $\geq$ greater than or equal | $C = 1$             |
| BLO (= BCC) | $<$ less than                | $C = 0$             |
| BHI         | $>$ greater than             | $C = 1$ and $Z = 0$ |
| BLS         | $\square$ less than or equal | $C = 0$ or $Z = 1$  |

## Signed

| Symbol | Condition (Signed) | Flag    |
|--------|--------------------|---------|
| BEQ    | Equal              | $Z = 1$ |
| BNE    | Not equal          | $Z = 0$ |
| BMI    | Negative           | $N = 1$ |
| BPL    | Positive or Zero   | $N = 0$ |
| BVS    | Overflow           | $V = 1$ |
| BVC    | No overflow        | $V = 0$ |

|                      |   |                       |
|----------------------|---|-----------------------|
| <b>Symbol</b><br>BGE | <b>Condition (Signed)</b><br>>= greater than or equal | <b>Flag</b><br>N == V |
| BLT                  | < less than   | N != V                |
| BGT                  | > greater than  | Z == 0 and N == V     |
| BLE                  | <input type="checkbox"/> less than or equal           | Z == 1 or N != V      |

## Parameterübergabe

|           | Register | Globales Memory | Stack |
|-----------|----------|-----------------|-------|
| Effizient | ++       | —               | /     |
| Reentry   | /        | —               | ++    |

## Subroutine

| Caller               | Callee               |
|----------------------|----------------------|
| <input type="text"/> | <input type="text"/> |

## Calling Assembly Subroutine from C

Assembly Subroutine from C

## Stack

- ONLY 32bit (Word)
- Pushing and Popping of halfword and bytes not possible
- $SP \% 4 = 0 \rightarrow$  word aligned
- Stack-limit < SP < Stack-base

Stack Frame

|                      |                      |                      |
|----------------------|----------------------|----------------------|
| <input type="text"/> | <input type="text"/> | <input type="text"/> |
| <input type="text"/> | <input type="text"/> | <input type="text"/> |

## Linking

|                      |                      |
|----------------------|----------------------|
| <input type="text"/> | <input type="text"/> |
|----------------------|----------------------|

## Exceptions

Exceptional Control Flow

## Exceptional Control Flow

| Polling  | Interrupt-Driven I/O   |
|--|--|
| Reading of status registers in loop <input type="text" value="Exception Polling"/>   | Interrupting program execution when <input type="text" value="Exception interrupt the error occurs"/>  |
| <b>Advantages</b> <ul style="list-style-type: none"><li>• Simle and straightforward</li><li>• Implicit synchronization</li><li>• Deterministic</li><li>• No additional interrupt logic required</li></ul> <b>Disadvantages</b> <ul style="list-style-type: none"><li>• Busy wait → wastes CPU time</li><li>• Long reaction times</li><li>• Reduzierter Durchsatz</li></ul> | <ol style="list-style-type: none"><li>1. Initializes peripherals</li><li>2. Execute other tasks</li><li>3. Peripherals signal when they require attention</li><li>4. Events interrupt program execution</li></ol> <b>Advantages</b> <ul style="list-style-type: none"><li>◦ No busy wait → better use of CPU time</li><li>◦ short reaction times</li></ul> <b>Disadvantages</b> <ul style="list-style-type: none"><li>◦ No synchronization</li><li>◦ difficult debugging</li></ul> |

## Exceptions Cortex-M3/M4

| Interrupt sources: IRQ0 - IRQ239  | System exceptions   | Vector Table & NVIC                          |
|---|---|--|
| <ul style="list-style-type: none"><li>• Peripherals singal to CPU of event requiring attention</li><li>• Can alternatively be generated by software request</li><li>• Asynchronous to instruction execution</li></ul> | <ul style="list-style-type: none"><li>• Reset: Restart of processor</li><li>• NMI: Non-maskable Interrupt: Can't be ingored</li><li>• Faults: Eg. undefined instructions, analigned access, etc.</li><li>• System Level Calls: OS calls</li></ul> | <input type="text"/><br><input type="text"/> |

| Initialization       | ISR Call             | Exception States                             |
|----------------------|----------------------|--|
| <input type="text"/> | <input type="text"/> | <input type="text"/><br><input type="text"/> |

## Interrupts

|  |  |
|--|--|
| <i>Trigger hardware interrupt via Software</i><br><input type="text"/> | <i>Interrupt Active Status Registers</i><br><input type="text"/> |
| <i>Enable Registers</i><br><input type="text"/>                        | <i>Priority</i><br><input type="text"/>                          |

## Pipeline

# SEP Handout

Version 0.1

Last updated 2021-01-07 14:45:54 +0100