

# Methods to Improve Reliability in Sub/Near-Threshold Circuits

pchiang; postmaja; cropj @eecs.oregonstate.edu - http://eecs.oregonstate.edu/research/vlsi




## The Problem

Sub/near-threshold operation has been used to realize 10X power improvements over super-threshold circuits. However, as VDD is lowered, timing variations are exacerbated and circuit performance becomes unpredictable beyond tolerance.

# Unpredictable Logic

As VDD is lowered, delay variations are exacerbated. Current methods like Razor circuits are not robust enough to detect errors generated by large variations (greater than 1.5X). The maximum operating frequency must often be lowered when running in sub/near- threshold.




# **Design Automation**

Design and integration of reliable custom sub/nearthreshold circuits into a traditional digital design flow is challenging and time intensive. Automating the design, optimization and integration process will allow reliable. energy efficient, low-voltage logic and communication circuits to be implemented with the ease and design time advantages of a traditional digital design flow.

# Previous/Current Work




# **Energy Efficient Sub/Near-**Threshold Links




0.4V, 16bit MADD operation: 200fJ Moving 16bits 300um: Communication is still expensive in sub/near-threshold!

	Conventional Full Swing				New Goal
Wire Length	1mm	2mm	10mm	1mm	1-5mm
Supply	1.2V	1.2V	-	1.2V	0.5V
Transceiver Area	21um²	TX:~20um	2880um²	23um²	20-30um <sup>2</sup>
Signal Swing	1.2V	120mV	200mV	250mV	50mV
Energy/Bit	305fJ	105fJ	356fJ	28fJ	1-5fJ/mm

### Offset Correction & DFE







lowest allowable swing for each receiver.

TX calibration taps may be used to fine tune offset calibration or as FFE taps


# mean: 32m\ mean: 23mV



# Sub/Near-Threshold Logic **Timing Improvement**



A simple analog sensor can be designed to detect a change in voltage between a power gate and any logic such as an ALU.



The worst case delay is far too large (8X) to be detected by conventional methods like Razor (which can detect a maximum of 1.5X delay). However, a current-sensor is able to detect the slow computation.

This Current-Sensing **Completion Detection** method has many advantages:

✓ Detecting delay-related errors greater than 1.5X. ✓ Robust operation at the max speed of the circuit. ✓ Allows digital circuits to operate asynchronously in sub/near-threshold.

Can improve guarantee reliability of operation across process corners.

#### Detection Process

