# Power Saving Techniques in Digital Systems

Joe Crop, Jacob Postman, (Advisor: Dr. Patrick Chiang) Email: cropj, postmaja, pchiang@eecs.oregonstate.edu School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, Oregon





## Guaranteed Operation of Any Standard Cell Library in Sub-threshold

## Transistor stacking degrades output voltage level often beyond readable level.


Problems With Current Cell Libraries

 Sequential Logic cells with ratioed feedback fail to change state all together.






Delay skew due to voltage decrease in cells



Our Method




## An Architecture Extension to Approach Optimal Power Gating

#### Power Gating

- $P = \frac{1}{2} C^* V^{2*} f$
- Power saved by turning off unused portions of system.
- Usually done with large PMOS between supply and cell

#### Motivation for Look-Ahead Power Gating




= Cycles to potentially save power

## The Technique

Call  $N = MAX[(t_{startup} + t_{shutdown}), t_{breakeven}]$ **N** represents the number of cycles required to:

- \* shutdown and then startup a functional unit
- \* overcome the power overhead of turning off/on
- Always check next N instructions from instruction queue for FPU use
- 2.If any do, startup FPU; Otherwise, shut it down



## Power Savings Simulation Results (SimpleScalar simulator)

