Hardware Description Languages

Introduction and Combinational Logic

Joe Crop

Oregon State University

ECE 271

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary


Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary


What is an HDL?

A Programming language that describes hardware.

1.) Schematics can get large and complicated.



2.) The ability to simulate is imperative.




3.) Logic minimization and optimization are a pain.

Beginning Mapping Optimizations (Ultra High effort)

ELAPSED TIME	AREA	WORST NEG SLACK	TOTAL NEG	DESIGN RULE COST	
0:00:18	372324.0	0.00	0.0	0.6	
0:00:19	372324.0	0.00	0.0	0.6	
0:00:21	356715.6	0.00	0.0	34.4	
0:00:23	356836.8	0.00	0.0	0.0	
0:00:24	355791.0	0.00	0.0	0.0	
0:00:28	355689.0	0.00	0.0	31.1	
0:00:33	355379.1	0.00	0.0	0.0	
Ontimization Complete					

Optimization Complete

4.) Faster design time is needed.



Types of HDLs

- Verilog
- VHDL
- System-C
- Bluespec
- C/C++
- Matlab

Modules

Definition: A block of hardware with inputs and outputs.

Examples:

- AND gate
- multiplexer
- Adder
- CPU

VHDL/Verilog Comparison

```
VHDL
```

```
library IEEE;
  use IEEE.STD_LOGIC_1164.all;
3
  entity gates is
4
   port(in1, in2: in STD_LOGIC;
5
         out1: out STD_LOGIC);
6
7
  end:
8
  architecture synth of gates is
9
    signal in1_b: STD_LOGIC;
0
  begin
3
  in1_b <= not in1;
  out1 <= in1_b and in2;
4
  end
```

Verilog

```
module gates(in1, in2, out1);
1
2
   input in1;
3
   input in2:
   output out1;
6
7
   wire in1 b:
8
   assign in1_b = ~in1;
   assign out1 = in1_b & in2;
10
11
   endmodule
12
```

Typical Design Cycle

- Concept
- 2 Design
- 3 Simulate
- 4 Synthesize
- 5 Implement
- 6 Sign-off

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary

Bitwise Operators

operator	function		
~	NOT		
*, /, %	Multiply, Divide, Modulo		
<<,>>	Logical Shift Left, Right		
<<<, >>>	Arithmetic Shift Left, Right		
<, <=, >, >=	Relative Comparison		
==, ! =	Equality Comparison		
&	AND		
~&	NAND		
^	XOR		
~^	XNOR		
	OR		
~	NOR		
?:	Conditional		

Bitwise Operators: Example

```
gates.v
   module gates (a, b, y1, y2, y3, y4, y5);
1
2
       input a;
       input b;
3
       output y1;
      output y2;
    output y3;
6
      output y4;
7
       output y5;
8
9
10
       assign y1 = a \& b; // AND
       assign y2 = a \mid b; // OR
11
       assign y3 = a ^ b; // XOR
12
       assign y4 = ~(a & b); // NAND
13
       assign y5 = ~(a | b); // NOR
14
   endmodule
15
```

Buses

```
Buses of wires
1
   module gates(in1, in2, out1);
2
   input [0:2] in1;
   input [2:0] in2;
   output [0:2] out1;
6
   wire [0:2] in1_b;
7
8
   assign in1_b = ~in1;
9
   assign out1 = in1_b & in2;
10
11
   endmodule
12
```

Comments

Comments in Verilog

```
module gates( a, y);
input a;
cutput y;

/* A block coment in Verilog
 * consists of either C/C++
 * style comment statements
 * */

assign y1 = a & b; // an and gate

endmodule
```

12

13 14

15

endmodule

Reduction Operators

Buses of wires module gates (a, b, y1, y2, y3, y4, y5); 1 input [3:0] a; 3 input b; output y1; output y2; 5 output y3; 6 output [1:0] y4; 8 output y5; g assign y1 = a[0] & b; // AND 10 assign y2 = a[1] | b; // OR 11

assign y3 = a[2] ^ b; // XOR

assign y4 = ~(a[1:2] & b); // NAND assign y5 = ~(a[3] | b); // NOR

Multiplexers

Multiplexers using the Conditional operator

```
1 module mux( in_0, in_1, sel, y);
2    input in_0;
3    input in_1;
4    input sel;
5    output y;
6
7    assign y = sel ? in_1 : in_0;  // A simple MUX
8
9 endmodule
```

Internal Variables

Internal Variables module gates(a, b, y); 1 input a; input b; output y; /* an internal "variable" */ 6 7 wire var_or; 8 assign var_or = a | b; // OR g assign y = a & var_or; // AND 10 endmodule 11

Formatting Numbers

- Format: (# of bits) ' (base) (value)
 - 3'b101 = binary 101
 - 8'b101 = binary 00000101
 - 3'd6 = decimal (binary 110)
 - 8'hAB = hexadecimal (binary 10101011)
 - 6'o42 = octal (binary 100010)
- Things to (almost) never do:
 - 'b11 = 000...0011
 - **4**2 = 000...0101010
 - 4'bz = high-impedance (zzzz)
 - 4'bx = not defined (xxxx)

Tristate Buffers

```
Example

module tristate( in, enable, y);
   input in;
   input enable;
   output y;

assign y = sel ? in : 1'bz;  // A tristate buffer

endmodule
```

Bit Swizzling

More commonly known as concatenation

```
1 module gates(in1, in2, out1);
2
3 input [0:2] in1;
4 input [2:0] in2;
5 output [0:2] out1;
6
7 wire [0:2] in1_b;
8
9 assign in1_b = {~in1[0:1], in2[2]};
10 assign out1 = in1_b & in2;
11
12 endmodule
```

Simulating Delays

Example

```
module gates (a, b, y1, y2, y3, y4, y5);
1
       input a;
2
       input b;
3
       output y1;
5
       output y2;
6
       output v3;
       output y4;
7
8
       output y5;
9
10
       assign #2 y1 = a & b; // AND
       assign #3 y2 = a | b | y1; // OR
11
       assign #1 y3 = a ^ b; // XOR
12
       assign #1 y4 = ~(a & b); // NAND
13
       assign #1 y5 = ~(a | b); // NOR
14
   endmodule
15
```

Feedback

■ Please give me your feedback

■ Email: cropj@eecs.oregonstate.edu

■ Text: (541) 250-0253

Twitter: @JoeCrop