

CS 140 Lecture 11

Sequential Networks: Timing and

Retiming

Professor CK Cheng


CSE Dept.

UC San Diego


Taken
From

Sequential Networks


Timing: Setup Time and Hold Time Constraints



Sequential Networks




A typical sequential network has both a combinational circuit and flip-flips.




Input Timing Constraints

- Setup time: t_{setup} = time *before* the clock edge that data must be stable (i.e. not changing) [max-path]
- Hold time: t_{hold} = time *after* the clock edge that data must be stable [min-path]
- Aperture time: t_a = time around clock edge that data must be stable ($t_a = t_{\text{setup}} + t_{\text{hold}}$)





Output Timing Constraints

- Propagation delay: t_{pcq} = time after clock edge that the output Q is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: t_{ccq} = time after clock edge that Q might be unstable (i.e., start changing)



Dynamic Discipline


- The delay between registers has a **minimum** and **maximum** delay, dependent on the delays of the circuit elements



Setup Time Constraint

Prep

- The setup time constraint depends on the maximum delay from register R1 through the combinational logic.
- The input to register R2 must be stable at least t_{setup} before the clock edge.




$$T_c \geq t_{pcq} + t_{pd} + t_{\text{setup}}$$

$$t_{pd} \leq T_c - (t_{pcq} + t_{\text{setup}})$$

Hold Time Constraint

Conf,

- The hold time constraint depends on the **minimum delay** from register R1 through the combinational logic.
- The input to register R2 must be stable for at least t_{hold} after the clock edge.



$$t_{\text{hold}} < t_{\text{ccq}} + t_{\text{cd}}$$

$$t_{\text{cd}} > t_{\text{hold}} - t_{\text{ccq}}$$

Timing Analysis

Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$


$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$

$$t_{pd} = 35 \text{ ps}$$

$$t_{cd} = 25 \text{ ps}$$



$$t_{pd} =$$

$$t_{cd} =$$

Setup time constraint:

$$T_c \geq$$

$$f_c = 1/T_c =$$

Hold time constraint:

$$t_{ccq} + t_{pd} > t_{\text{hold}} \text{ ?}$$

Timing Analysis


Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$



$$t_{pd} = 35 \text{ ps}$$

$$t_{cd} = 25 \text{ ps}$$

$$t_{pd} = 3 \times 35 \text{ ps} = 105 \text{ ps}$$

$t_{cd} = 25 \text{ ps}$

Setup time constraint:

Hold time constraint:

$$T_c \geq (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$


$$t_{ccq} + t_{pd} > t_{hold} ?$$

$$f_c = 1/T_c = 4.65 \text{ GHz}$$

$(30 + 25) \text{ ps} > 70 \text{ ps}$? **No!**

Fixing Hold Time Violation

Add buffers to the short paths:


$$t_{pd} = t_{cd} =$$

Setup time constraint:

T_G IV

$$f_C =$$

Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$

$$t_{pd} = 35 \text{ ps}$$


$$t_{cd} = 25 \text{ ps}$$

Hold time constraint:

$$t_{ccq} + t_{pd} > t_{hold} ?$$

Fixing Hold Time Violation

Add buffers to the short paths:



$$t_{pd} = 3 \times 35 \text{ ps} = 105 \text{ ps}$$

$$t_{cd} = 2 \times 25 \text{ ps} = 50 \text{ ps}$$

Setup time constraint:

$$T_C \geq (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

$$f_c = 1/T_C = 4.65 \text{ GHz}$$

Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$

$$t_{pd} = 35 \text{ ps}$$

$$t_{cd} = 25 \text{ ps}$$


Hold time constraint:

$$t_{ccq} + t_{pd} > t_{\text{hold}} \text{ ?}$$

$$(30 + 50) \text{ ps} > 70 \text{ ps} \text{ ? } \text{Yes!}$$

Clock Skew


- The clock doesn't arrive at all registers at the same time
- Skew is the difference between two clock edges
- Examine the worst case to guarantee that the dynamic discipline is not violated for any register – many registers in a system!



Setup Time Constraint with Clock Skew

Skew

- In the worst case, the CLK2 is earlier than CLK1




$$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}} + t_{\text{skew}}$$

$$t_{\text{pd}} \leq T_c - (t_{\text{pcq}} + t_{\text{setup}} + t_{\text{skew}})$$

Hold Time Constraint with Clock Skew

- In the worst case, CLK2 is later than CLK1



$$t_{ccq} + t_{cd} > t_{hold} + t_{skew}$$

$$t_{cd} > t_{hold} + t_{skew} - t_{ccq}$$

Timing and Retiming

- Retiming: Adjust the clock skew so that the clock period can be reduced.