Hardware Description Languages

Introduction and Combinational Logic

Joe Crop

Oregon State University

ECE 271



Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary


Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary

What is an HDL?

A Programming language that describes hardware.

1.) Schematics can get large and complicated.




2.) The ability to simulate is imperative



3.) Logic minimization and optimization are a pain.

Beginning	Mapping Or	Beginning Mapping Optimizations	(Ultra Hi	High effort)	
ELAPSED		WORST NEG TO	TOTAL NEG	DESIGN	
TIME	AREA	SLACK	SLACK	RULE COST	
0:00:18	372324.0	0.00	0.0	0.6	
0:00:19	372324.0	0.00	0.0	0.6	
0:00:21	356715.6	0.00	0.0	34.4	
0:00:23	356836.8	0.00	0.0	0.0	
0:00:24	355791.0	0.00	0.0	0.0	
0:00:28	355689.0	0.00	0.0	31.1	
0:00:33	355379.1	0.00	0.0	0.0	
Optimizati	Optimization Complete	Ф			

4.) Faster design time is needed.



Types of HDLs

- Verilog
- VHDL
- System-C
- Bluespec
- C/C++
- Matlab

500

Modules

outputs. Definition: A block of hardware with inputs and

Examples:

- AND gate
- multiplexer
- Adder
- CPU

VHDL/Verilog Comparison

```
6
            Ġ
                          4
                                                                           0
                                                                                        9
                                                                                                     \infty
                                                                                                                              6
                                                                                                                                          5
                                                                                                                                                                                2
                                                                                                                                                                                                                     VHDL
end
                         out1 <=
                                    in1_b <= not/in1;
                                                             begin
                                                                                                                                                                               use IEEE.STD_LOGIC_1164.all;
                                                                                      architecture synth of gates
                                                                                                                 end;
                                                                                                                                                    entity gates is
                                                                                                                                                                                            library IEEE;
                                                                                                                                         port(in1, in2: in STD_LOGIC;
                                                                          signal in1_b: STD_LOGIC;
                                                                                                                             out1: out STD_LOGIC);
                        ini_b
                         and in2;
                                                                                        S
L
                                                            11
                                                                         10
                                                                                                  \infty
                                                                                                                                                    4
                                                                                                                                                                 ယ
                                                                                                                            6
                                                                                                                                        ഗ
                                                                                                                                                                             2
                                                                                   \thetaassign in1_b = (\gamma)in1;
                                                                                                                                                                                                                   Verilog
                                                                      assign
                                                                                                              wire in1_b;
                                                                                                                                     output out1;
                                                                                                                                                   input
                                                                                                                                                                                       module gates(in1, in2, out1);
                                               endmodule
                                                                                                                                                               input
                                                                        out1 =
                                                                                                                                                                in1;
                                                                                                                                                    in2;
                                                                       in1_b/&
```

Typical Design Cycle

- Concept
- 2 Design \(
- 3 Simulate
- 4 Synthesize &
- 5 Implement
- 6 Sign-off

500

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary


Bitwise Operators

?:	<u>`</u>		\ \	>	<u>~</u> &	æ	==, ! =	<, <=, >, >=	<<, >>>	<<, >>	*, /, %	~	operator
Conditional	NOR	OR	XNOR	XOR	NAND	AND	Equality Comparison	Relative Comparison	Arithmetic Shift Left, Right	Logical Shift Left, Right	Multiply, Divide, Modulo	TON	function

Bitwise Operators: Example

```
14
15
            13
                   12
                         11
                                10
                                       9
                                             \infty
                                                         6
                                                                 Ы
                                                                              \omega
                                                                                   \sim
                                                                                                        gates.v
endmodule
                                                                                           module
    assign
           assign
                  assign
                        assign
                                                                      output
                                                                                   input
                               assign
                                            output
                                                   output
                                                         output
                                                                output
                                                                             input
                                                                                          gates (
                               y 1
                                            y5;
                                                               y2;
                                                  у4;
                                                         y3;
                                                                      y1;
     y 5
           у4
                  УЗ
                        y 2
                                                                              <u>ა</u>.
                                                                                    ্
                                                                                          a, b, y1, y2, y3, y4, y5);
       II
                                 II
              II
                           II
                                 മ
                   മ
                          മ
         $
      (a
            (
a
                                 8
                                <u>ن</u>
      - ≈
b);
             NAND
                   XOR
                                AND
                          0R
```

Buses



Buses of wires

```
11
                    10
                                                                         S
                                                                                              ω
                                                                      input [0:2]
input [2:0]
output [0:2]
endmodule
                  assign out1 =
                             assign in1_b
                                                   wire [0:2] in1_b;
                                                                                                                module gates(in1, in2, out1);
                                                                                  in1;
in2;
                                                                         out1;
                               = ~in1;
                    in1_b & in2;
                                                                 (2:0)1 [
                                 ANDZO:2>
                                                        out) (0:2)
```

500

Comments

Comments in Verilog

```
10
                                                                                         6
endmodule
                                                                                                                                                                   module gates( a, y);
                                                                        style comment
                                                                                        consists of either C/C++
                                                                                                       A block coment in Verilog
                                                                                                                                                   input a;
                                                                                                                                     output y;
                           assign y1 = a \& b;
                                                                           statements
                              an and
                           gate
```

Reduction Operators

Buses of wires

```
endmodule
                                                                                                                             module gates (
                                  assign
       assign
                                           assign
                assign
                          assign
                                                              output y5;
                                                                       outpu€
                                                                                output
                                                                                        output y2;
                                                                                                  output y1;
                                                                                                           input
                                                                                                                     input
                                                                                                            <u>ა</u>
                                                                                                                     [3:0]
        у<u>Б</u>
                                                                        у4
                                                                                                                            b, y1, y2, y3, y4, y5);
        (a 137 | b);
                  (a[]:2]
                                             ۵
                  & b);
         NOR
                            XOR
                                    OR
                  NAN
                                                                                       (0]HB-
```

5000

15

12 13 10 11


9

6

5

 ω N

Multiplexers



Multiplexers using the Conditional operator

```
9
                                                      ယ
                                                               \sim
endmodule
                                                                         module mux( in_0,
                                   output y;
                                                      input
                                                               input
                 assign y =
                                             input
                                              sel;
                                                      in_1;
                                                               in_0;
                   sel ? in_1
                                                                        in_1, sel, y);
                                             D
                  : in_0;
                                                                       0 50)
                 simple MUX
```

Internal Variables

```
10
                   9
                             \infty
                                                 6
                                                          5
                                                                    4
                                                                              \omega
                                                                                      \sim
endmodule
                                                                                                module gates( a, b, y);
                                                                                                                     Internal Variables
       assign
                 assign
                                                                   output y;
                                                                             input
                                                                                       input
                                      wire var_or;
                                                * an intornal
                                                                                       a
                                                                             <u>ئ</u>
                  var_or
           II
         മ
         89
        var_or;
                                                "variable" */
                   a — b;
                   OR
```

Formatting Numbers

- Format: $(\# \text{ of bits})^{\circ}(\text{base})$ (value)
- 3'b101 = binary 101
- 8'b101 = binary 00000101
- 3'd6 = decimal (binary 110)
- 8'hAB = hexadecimal (binary 10101011)
- 6'o42 = octal (binary 100010)
- Things to (almost) never do:
-)b11 = 000...0011
- (42) = 000...0101010
- 4'bz = high-impedance (zzzz)
- 4'bx = not defined (xxxx)

Tristate Buffers

Example

```
\omega
                                                                                      \sim
endmodule
                                                                                                     module tristate( in, enable, y);
                                                         output y;
                                                                         input enable;
                                                                                       input
                           assign y = sel ? in : 1'bz;
                                                                                         in;
                              A tristate
                              buffer
```

Bit Swizzling

More commonly known as concatenation

```
endmodule
                                               assign in1_b = \{\mathcal{S}_{in1}[0:1], in2[2]\};
                                                                                    wire [0:2] in1_b;
                                                                                                                    output [0:2] out1;
                                                                                                                                                       input
                                                                                                                                                                                        module gates (in1, in2, out1);
                               assign out1 = in1_b & in2;
                                                                                                                                     input
                                                                                                                                    [2:0]
                                                                                                                                                      [0:2]
                                                                                                                                                      in1;
                                                                                                                                        in2;
```

500

Simulating Delays

Example

```
14
           13
                 12
                      11
                             10
                                   9
                                        \infty
                                             7
                                                         5
                                                                4
                                                                    ယ
                                                                          2
endmodule
                                                                                  module
    assign
          assign
                assign
                      assign
                           assign
                                                                      input
                                                                           input
                                        output
                                              output
                                                    output
                                                          output
                                                                output
                                                                                 gates (
                                       у5.
                                              y4;
                                                   y3;
                                                         y2;
           #1
                       #3
                            #2
                                                               y1;
                                                                      ;;
                                                                            ص
د
    y5
                                                                                a, b, y1, y2, y3, y4, y5);
          у4
                уЗ
                      y2
                            y 1
      II
            II
                        II
                              II
                  II
       $
                 ρ
                       ρ
                             ρ
             $
     (a
           b
                             89
     _ &
_ b);
                             <u>ن</u>
                 <u>ن</u>
                       ۵
     NOR
                 XOR
                             AND
                       0R
           NAND
```

Feedback

- Please give me your feedback
- Email: cropj@eecs.oregonstate.edu
- Text: (541) 250-0253 Twitter: @JoeCrop

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary

Structural Modeling

outputs. Behavioral Modeling: Describing a module in terms of inputs and

composed of sub-modules. Structural Modeling: Describing a module in terms of how it is

A Simple Structure

Example

```
10
                                                                                                                                                                                                                                                                                                                            ယ
                                                                                                                                                                                                                                                                                                                                                \sim
                 endmodule
                                                                                                                 module mux( in_0, in_1, sel, y);
                                                                                                                                                           endmodule //mux4
                                                                                                                                                                                                                                                                                                                                                                  module mux4 ( in_00, in_01, in_10, in_11 sel, y);
                                                                                                                                                                                               mux HIGHMUX (in_10, in_01, sel[0], low);
mux HIGHMUX (in_10, in_11, sel[0], high);
                                                                                                                                                                             mux FINALMUX(low, high, sel[1], y);
                                  assign y = sel ? in_1 : in_0;
                                                                                            input in_0, in_1, sel;
                                                                          output y;
                                                                                                                                                                                                                                                              wire Asser low, high;
                                                                                                                                                                                                                                                                                                       output y;
                                                                                                                                                                                                                                                                                                                          input
                                                                                                                                                                                                                                                                                                                                             input in_00, in_01, in_10, in_11;
                 /mux
                                                                                                                                                                                                                                                                                                                           [1:0] sel;
                                   ^{\prime\prime} A simple MUX
                                                                                                                                                                                                                                                                  5 0
                                                                                                                                                                                                                                                                                                      17,00
                                                                                                                                                      1200
                                                                                                                        5
                                                                         -[0]/95
                                                                                              113/25
5000
```

The Correct way to do it!

Example

```
19
                                                              13
                                                                        12
                                                                                             10
                                                                                                                                                                       ω
                                                                                                                                                                                 \sim
                                                                                                                                                                                          module mux4( in_00, in_01, in_10, in_11 sel, y);
                                                    mux
                                                                                                                  mux LOWMUX (
                                                                                                                                      wire [3:0] low, high;
                                                                                                                                                           output y;
                                                                                                                                                                     input
                                                                                                                                                                                input
                                                    HIGHMUX (
                                                                                                                                                                               in_00, in_01, in_10, in_11;
                                                                                                                                                                      [1:0] sel;
                                                                                            . in_1
                              .in_1
                                                                                   .sel
                    sel
                                       in_0
                                                                                                     in_0
                                                                       (low)
         (high)
                 (sel[0])
                                        (in_10),
                                                                                   (sel[0])
                                                                                                      (in_00),
                              (in_11),
                                                                                            in_01)
                                                                                                                                 910691
```

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary

Registers (DFF)

Positive Edge

```
imput clk;
input d;
input d;
imput d;

reg q;

always @(posedge clk)
q <= d;
endmodule //flop</pre>
```

Negative Edge

```
12
 13
                      11
                                10
                                                                          6
                                                                                    ഗ
                                                                                                                           module neg_flop(clk, d, q);
 endmodule
                    3 end
                                         begin
                                                   always @(negedge
                                                                        reg q;
                                                                                            input q;
                                                                                                       input d;
                                                                                                                  input clk;
                              q <= d;
//neg_
                                                    c1k)
```

Resettable Registers (DFFR)

```
Example
```

```
13
                                                 12
                                                                          10
                                                                                                                          6
                                                                                                                                                    4
                                                                                                                                                                \omega
                                                                                                                                                                          \sim
endmodule //flopr
                                                                                                                                                                                       module flopr(clk, d, q,
                                                                                                                                          04
                                                                                                                                                             input [0:1] d;
                                                                                                                          reg [1:0] q;
                                                                                                                                                   10:1] q;
                                               always @(posedge
                                                                                                always @(posedge
                                                                                                                                                                           input clk, reset;
                         else
                                     if (resest)
                                                                          else
                                                                                      if (resest)
                       q[0]
                                                                                    [0]p
                                    q[0] <= 0;
                                                                         q[0] \leftarrow d[0];
                                                clk, posedge
                                                                                                 clk) //synchronous
                                                                                                                                                                                        reset);
                          <= d[0];</pre>
                                                reset) //asynchronous
                                                                                               reset
                                                  reset
```

Enable Registers (DFFE)

Example

```
15
                                                 14
                                                             13
                                                                       12
                                                                                                 10
                                                                                                                                                                                                  \sim
endmodule //flope
                                                                                                                                                                                                            module flope(clk, d, q, reset, en);
            end
                                                                                                                                                            reg q;
                                                                                                                                                                                                input clk, reset, en, d;
                                                                                                                        begin
                                                                                                                                    always @(posedge
                                                                                                                                                                                    output q;
                                                                         end
                         end
                                                                                                             if (resest)
                                                             else if (en)
                                                                                                begin
                                                begin
                                   q <= d;
                                                                                   q <= 0;
                                                                                                                                    clk, posedge
                                                                                                                                     reset)
                                                                                                                                    //asynchronous
                                                                                                                                      reset
```

Multiple Registers

Example


```
10
                                                                         6
endmodule //flop
                                                                                                                               module flop(clk, d, q);
            end
                                                                                                         input clk, d;
output q1;
                                                          always @(posedge clk)
                                                                                 reg q0, q1;
                                              begin
                      q0 <= d;
q1 <= q0;
```

500

Latches

Transparent when clock is high.

```
endmodule //latch
                                                                                                                           module latch(clk, d, q);
input clk, d;
                                                                                                                                                                              Example
                             always @(clk, d) //
if(clk) q <= d;</pre>
                                                                            reg q;
                                                                                                            output q;
                                               //senitivity
                                                list
```



More Cool stuff

- Case Statements (4.5.1)
- Combinational if/else (4.5.2)
- Blocking / Non-Blocking Assignments (4.5.4)

Feedback

- Please give me your feedback
- Email: cropj@eecs.oregonstate.edu
- Text: (541) 250-0253 Twitter: @JoeCrop

Outline

- 1 Hardware Description Languages (HDL)
- 2 Combinational Logic
- 3 Structural Modeling
- 4 Sequential Logic
- 5 Finite State Machines
- 6 Parameterized Modules
- 7 Testbenches
- 8 Summary

Feedback

- Please give me your feedback
- Email: cropj@eecs.oregonstate.edu
- Text: (541) 250-0253 Twitter: @JoeCrop

Feedback

- Please give me your feedback
- Email: cropj@eecs.oregonstate.edu
- Text: (541) 250-0253 Twitter: @JoeCrop