

Power Saving Techniques in Digital Systems

Joe Crop, Jacob Postman, (Advisor: Dr. Patrick Chiang)

Email: cropj, postmaja, pchiang@eecs.oregonstate.edu



School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, Oregon



Guaranteed Operation of Any Standard Cell Library in Sub-threshold

Problems With Current Cell Libraries


- Transistor stacking degrades output voltage level often beyond readable level.
- Sequential Logic cells with ratioed feedback fail to change state all together.



Delay skew due to voltage decrease in cells

Our Method

1. Generate input pairs for each cell and run spice simulation at sub-threshold voltage.
2. Verify expected voltage at each output to be within 1% of supply
3. Compare in-out delay with delay when run at typical voltage



An Architecture Extension to Approach Optimal Power Gating

Power Gating

- $P = \frac{1}{2} C \cdot V^2 \cdot f$
- Power saved by turning off unused portions of system.
- Usually done with large PMOS between supply and cell

Motivation for Look-Ahead Power Gating

		Clock Cycle																										
Loop:	LD	F0, 0(R2)	F	D	E	M	W																					
	LD	F2, 0(R3)	F	D	E	M	W																					
	LD	F4, 0(R4)	F	D	E	M	W																					
	ADD.D	F6, F0, F2	F	D	E	M	W																					
	ADD.D	F4, F2, F4	F	D	E	M	W																					
	DADDUI	R2, R2, #6	F	D	E	M	W																					
	DADDUI	R3, R3, #6	F	D	E	M	W																					
	DADDUI	R4, R4, #6	F	D	E	M	W																					
	DSUBU	R5, R4, R2	F	D	E	M	W																					
	BNEZ	R5, Loop	F	D	E	M	W																					
	LD	F0, 0(R2)	F	D	E	M	W																					
	LD	F2, 0(R3)	F	D	E	M	W																					
	LD	F4, 0(R4)	F	D	E	M	W																					
	ADD.D	F6, F0, F2	F	D	E	M	W																					

■ = Cycles to potentially save power


The Technique

Call $N = \text{MAX}[(t_{\text{startup}} + t_{\text{shutdown}}), t_{\text{breakeven}}]$


N represents the number of cycles required to:

- * shutdown and then startup a functional unit
- * overcome the power overhead of turning off/on

1. Always check next N instructions from instruction queue for FPU use
2. If any do, startup FPU; Otherwise, shut it down



Results



Power Savings Simulation Results (SimpleScalar simulator)

