



Joe Crop

cropj@eecs.oregonstate.edu

Sub/Near-Threshold Variation
Tolerance and Greater-than-2x Delay
Detection


Motivation: Theoretical Throughput

- Slow paths replaced by 2-3 clock delays
- Take advantage of path-activation probabilities





Conventional Razor Circuits

- Large Area and Power
 - Razor-FF at every output w/ 64-bit OR tree
- Might not work in sub-threshold
 - Tunable Replica Circuits (TRCs) only good for dynamic variation
 - Max delay can't be greater than 2x





Current Sensing Completion Detection



- Completion can be based on current profile
 - Smaller droop = faster operation
 - Computation **always** finished before current settles

Monte Carlo Characteristics (1 μ m Power-Gate with 16-bit MADD)



- $V_{\text{SETTLE}} - V_{\text{DROOP}}$ is always positive at worst case
- Delay begins to converge as droop decreases linearly

Future Work

- Design robust sub-threshold detector
 - Precise quantizer ($< 5\text{mV}$ input sensitivity)
 - Power supply noise cancelation/immunity
 - Analog / Digital synthesis integration
- Fabricate Test Chip
 - 40nm CMOS
 - Pipelined

