
- ▶ Some synchronous logic blocks have standard implementations
 - ► Enabled flip-flops ←
 - Counters; Binary, JohnsonShift Registers

 - ► Accumulator ←


- ► These blocks are distinguished from state machines by very regular behavior.
- ▶ As such, they can be coded in a simplified manner.
- ▶ State machines tend to have more irregular behavior.
- ▶ They are coded in a flexible, general purpose way that makes it natural to express complex and non-regular behavior.



```
\\enabled flip-flop, asynchronous reset
                                                           FF
module en_ff_ar(
  input
              clk,
  input
              reset_n,
  input
              en,
                                               resetun
  input
              d_in,
  output reg q_out); 
always_ff @ (posedge clk, negedge reset_n)
                                               Lin
  if(~reset_n) q_out <= '0;</pre>
                                               _en
  else; (en) q_out <= d_in;
endmodule 📥
\\enabled flip-flop, synchronous reset
module en_ff_sr(
                                                                       1-out
  input
              clk,
  input
              reset_n,
                                              clk
  input
              en,
  input
              d_in,
  output reg q_out);
                                              <u>_en</u>
  always_ff @ (posedge clk)
                                              reset_n
  if(~reset_n) q_out <= '0;</pre>
  else if (en) q_out <= d_in;
endmodule
```

◆□ → ◆□ → ◆ = → ○ ● ◆ ○ ○ ○






```
module multi_reg_ar #(parameter WIDTH=8)(
//a multipurpose register
  input
                         clk,
                                    //clk
  input
                         reset_n,
                                    //async reset -
  input
                                     //enable /
                         en,
  input
                         shift,
                                     //shift=1, load=0
  input
                         l_or_rt, //left=1, right=0 -
                         din_left, //data into MSB ~
  input
  input
                         din_right, //data into LSB /
                                    //parallel inputs
  input
             [WIDTH-1:0] d_in,
  output reg [WIDTH-1:0] q_out
                                    //parallel outputs
  always_ff @ (posedge clk, negedge reset_n)
   if(~reset_n)
     q_out <= '0;
                                //clear register
   else if(en)
      if(~shift) q_out <= d_in; //broadside load</pre>
        if (l_or_rt) // le 44
          q_out <= {q_out[WIDTH-2:0], din_left };</pre>
                                                     //shift left
          q_out <= {din_right, q_out[WIDTH-1:1]};</pre>
endmodule
                                                     4□ > 4個 > 4 = > 4 = > = 990
```



```
module accumulator (
//a simple accumulator or summer with
//both sync and async resets
//sync reset operates independent of en
  input
                           //clk
                  clk,
  input
                  reset_n, //async reset
  input
                  s_reset, //sync reset
  input
                  en,
                           //enable
                           //parallel inputs
             [7:0] d_in,
  input
                           //parallel outputs
  output reg [7:0] q_out
  always_ff @ (posedge clk, negedge reset_n)
  if(~reset_n)
     q_out <= '0;
                    //async clear
 else if(s_reset)
    q_out <= '0;
                    //sync clear
  else if(en)
    q_out <= q_out + d_in; //accumulate</pre>
endmodule
```





Quiz:

- 2) for ()
- 3) case, if
- 4) always

: Sequential logic

- 5) initial, #5, wast
- 6) Grad Students: Presentation Topics