Zero	1	0	1	P	1	0	-	1	0	-		9	.0	1	0	T	_	-	0	0	T	0		N.	Q	-	0
W (32 bits)	0x00000000x0	OXFFFFFFF	0x0000000x0	Øx 100	0x0000000x0	OX2	OXOCOCOXO	0x0000000x0	0x00000001	0x0000000x0	Oxogrado	1×Q	THE CALLEGE FE	The state of the s	OXCAFEBABE		Oxoccasoo		2200120	1	+1-0-0	700000	ーナトナナトドト	400 15 Es	2000000	ØXO	ehxpl ehxpl
B (32 bits)	0x00000000x0	OXFFFFFFFF	0x00000001	DXI	0x0000000x0	WFFFFFF	OXI	0x0000000x0	100	& FFFFFFF	0	0×0	OFFEFF		OXCAFEBABE		る人では「中下下」		0x87654321	0x0000FFFF		2x87654321		0x00000002	ØX3	, 0x00000003	90000000x0
A (32 bits)	000000000x0	0x0000000x0	OXFFFFFFFF	0x000000FF	0x0000000x0	1 XP	1×Q	00000000x0	Øxø	OXQ		OXFFFFFFFF	OXFFFFFFF		OXFFFFFFF		00000000000		0x12345678	0xF0F0F0F0		OX1245178		0x12345678	000000008x0	0x00000001	0x00001234
ALUCtrl (4 bits)	2	2	2	2	9	2	9	2	1	7	1	1		8	-	1	N	2	2	-	-		-	8	~	77	h
Test	ADD 0,0	ADD 0,-1	ADD -1,1	ADD FF,1	SUB 0,0	SUB 1,-1	SUB-1,1	SLT 0,0	SLT 0,1	SLT 0,-1	SLT 1,0	SLT -1,0	AND OXFFFFFFF,	OXFFFFFFF	AND OXFFFFFFF,	0xCAFEBABE	AND 0x00000000,	OXFFFFFFF	AND 0x12345678,	OR OXFOFOFOFO.	Ox0000FFFF	OR 0x12345678,	0x87654321	SLL 0x12345678,0x2	SLL 0x80000000,0x3	SRL 0x00000001,0x3	SRL 0x00001234,0x6
Test #	1	2	3	4	5	9	7	∞	6	10	111	12	13		14		15		16	17	-	18		19	20	91	22

Tab. 1: ALU Test Vectors

11. During the in-lab, you will be implementing the ALU block. As part of the design process, you need to develop an appropriate set of test vectors to verify basic functionality. Complete Table 1 (submit hardcopy or via email) to verify that all 7 ALU operations work as designed. Note that all values are expressed in hexadecimal. You will use this table to test the ALU Verilog code that you will implement during the in-lab (make sure to keep a copy of your submitted answers).