

AOD407

P-Channel Enhancement Mode Field Effect Transistor

General Description

The AOD407 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low gate resistance. With the excellent thermal resistance of the DPAK package, this device is well suited for high current load applications.

-RoHS Compliant -Halogen Free*

Features

 $V_{DS}(V) = -60V$ $I_{D} = -12A(V_{GS} = -10V)$

 $R_{DS(ON)} < 115 m\Omega (V_{GS} = -10V)$


 $R_{DS(ON)} < 150 \text{m}\Omega \text{ (V}_{GS} = -4.5 \text{V)}$


100% UIS tested 100% RG tested




TO252 DPAK TopView

DPAK Bottom View







Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		V_{DS}	-60	V			
Gate-Source Voltage		V_{GS}	±20	V			
Continuous Drain	T _C =25°C		-12				
Current ^G	T _C =100°C	I _D	-10	A			
Pulsed Drain Current ^C		I _{DM}	-30				
Avalanche Current ^C		I _{AR}	-12	A			
Repetitive avalanche energy L=0.1mH ^C		E _{AR}	23	mJ			
	T _C =25°C	В	50	w			
Power Dissipation ^B	T _C =100°C	$-P_D$	25	7 vv			
	T _A =25°C	Б	2.5	W			
Power Dissipation A	T _A =70°C	-P _{DSM}	1.6	¬			
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C			

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$-$ R _{θJA}	16.7	25	°C/W			
Maximum Junction-to-Ambient A	Steady-State	IN _θ JA	40	50	°C/W			
Maximum Junction-to-Case ^B Steady-		$R_{ heta JC}$	2.5	3	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V		-60			V			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-48V, V _{GS} =0V			-0.003	-1				
			T _J =55°C			-5	μА			
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_{D}=-250\mu A$		-1.5	-2.1	-3	V			
$I_{D(ON)}$	On state drain current	V _{GS} =-10V, V _{DS} =-5V		-30			Α			
	Static Drain-Source On-Resistance	V _{GS} =-10V, I _D =-12A			91	115	mΩ			
$R_{DS(ON)}$		Т	Г _Ј =125°С		150		1112.2			
		V_{GS} =-4.5V, I_{D} =-8A			114	150	mΩ			
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-12A			12.8		S			
V_{SD}	Diode Forward Voltage	I _S =-1A,V _{GS} =0V			-0.76	-1	V			
Is	Maximum Body-Diode Continuous Current					-12	Α			
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-30V, f=1MHz			987		pF			
C _{oss}	Output Capacitance				114		pF			
C_{rss}	Reverse Transfer Capacitance				46		pF			
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz			9.5	15	Ω			
SWITCHII	NG PARAMETERS									
$Q_g(10V)$	Total Gate Charge (10V)	- - - - - - - - - - - - - - - - - - -			15.8	22	nC			
Q _g (4.5V)	Total Gate Charge (4.5V)				7.4	12	nC			
Q_{gs}	Gate Source Charge				3		nC			
Q_{gd}	Gate Drain Charge				3.5		nC			
t _{D(on)}	Turn-On DelayTime	V_{GS} =-10V, V_{DS} =-30V, R_L =2.5 Ω , R_{GEN} =3 Ω			9		ns			
t _r	Turn-On Rise Time				10		ns			
$t_{D(off)}$	Turn-Off DelayTime				25		ns			
t _f	Turn-Off Fall Time				11		ns			
t _{rr}	Body Diode Reverse Recovery Time	I _F =-12A, dI/dt=100A/μs			27.5		ns			
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-12A, dI/dt=100A/μs			30		nC			

A: The value of R $_{0,\mathrm{IA}}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T $_\mathrm{A}$ =25° C. The Power dissipation P_{DSM} is based on R _{0JA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{\text{J(MAX)}}\!\!=\!\!175^{\circ}$ C.

D. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C.

G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with TA=25° C. The SOA curve provides a single pulse rating.
*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



-V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage -V_{SD} (Volts) Figure 6: Body-Diode Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.1

10

100

0.01

Single Pulse


0.0001


0.001

0.01 -



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





T_{CASE} (° C)
Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

