

## Team Design #1: ALU Bitslice (50 pts)


## COVER SHEET


Honor Code:I have neither given or received, nor have I tolerated others' use
of unauthorized aid
Name:Joe Leveille Signature:Joseph Leveille
Honor Code: I have neither given or received, nor have I tolerated others' use of unauthorized aid
Name:Jon Bayert Signature:Jonathan Bayert
Include:  0) This coverpage stapled on the front 1) Your VHDL code for part 1 2) Your waveform results for part 1: 5 pages, one for each function 3) Your VHDL code for part 2 4) Your waveform results for part 2: 5 pages, one for each function


```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    entity bit slice is
5
     port(
6
        a,b,Less,Ainvert,carryIn : in std_logic;
 7
        Οp
                                   : in std logic vector (2 downto 0);
8
        result,carryOut
                                   : out std logic
9
     );
10
    end bit slice;
11
12
    architecture stdBitSlice of bit slice is
13
     signal aMux, bMux, andOut, orOut : std logic;
14
      signal AxorB, AandB, sum, CandXor : std logic;
15
   begin
16
    --Inverter muxes
17
      aMux <= a xor Ainvert;
18
     bMux \leq= b xor Op(2);
                                       -- Assuming Binvert is MSB of Op
19
20
     --Basic gates
21
     andOut <= aMux and bMux;
22
     orOut <= aMux or bMux;
23
24
     --Following is adder block
25
     AxorB <= aMux xor bMux;
26
     AandB <= aMux and bMux;
     CandXor <= AxorB and carryIn;
27
     sum <= AxorB xor carryIn ;
28
29
     carryOut <= AandB or CandXor;</pre>
30
31
      --Big mux
32
      result \leftarrow (not Op(1) and not Op(0) and andOut) or
33
                 (not Op(1) and Op(0) and orOut) or
34
                 (Op(1) and not Op(0) and sum) or
35
                 (Op(1) \text{ and } Op(0) \text{ and Less});
36
37
    end stdBitSlice;
38
```











```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    entity msb slice is
 5
     port(
6
        a,b,Less,Ainvert,carryIn
                                  : in std_logic;
 7
                                       : in std logic vector (2 downto 0);
8
        result, carryOut, set, overflow : out std logic
9
      );
10
    end msb slice;
11
12
    architecture MSBBitSlice of msb slice is
13
     signal aMux, bMux, andOut, orOut : std logic;
14
      signal AxorB, AandB, sum, CandXor : std logic;
15
   begin
16
    --Inverter muxes
17
      aMux <= a xor Ainvert;
18
     bMux \leq= b xor Op(2);
                                       -- Assuming Binvert is MSB of Op
19
20
     --Basic gates
21
     andOut <= aMux and bMux;
22
     orOut <= aMux or bMux;
23
24
     --Following is adder block
25
     AxorB <= aMux xor bMux;
26
     AandB <= aMux and bMux;
     CandXor <= AxorB and carryIn;
27
     sum <= AxorB xor carryIn ;
28
29
     carryOut <= AandB or CandXor;</pre>
30
31
      --Big mux
32
       result \leftarrow (not Op(1) and not Op(0) and andOut) or
33
                 (not Op(1) and Op(0) and orOut) or
                 (Op(1) and not Op(0) and sum) or
34
35
                 (Op(1) \text{ and } Op(0) \text{ and Less});
36
37
      --MSB additions
38
      set <= sum;
39
      overflow <= carryIn xor (AandB or CandXor);</pre>
40
41 end MSBBitSlice;
```

