

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_misc.or_reduce;
4  ENTITY alu32 IS
5      PORT( A, B: in std_logic_vector (31 downto 0);
6            ALUOp: in std_logic_vector (3 downto 0);
7            RESULT: out std_logic_vector (31 downto 0);
8            Z, V, C: out std_logic );
9  END alu32;
10
11  architecture big_alu of alu32 is
12      signal intRes, carry: std_logic_vector(31 downto 0);
13      signal set : std_logic;
14      component bit_slice port(
15          a,b,Less,Ainvert,carryIn      : in std_logic;
16          Op                             : in std_logic_vector (2 downto 0);
17          result,carryOut                : out std_logic
18      ); end component;
19      component MSB_slice port(
20          a,b,Less,Ainvert,carryIn      : in std_logic;
21          Op                             : in std_logic_vector (2 downto 0);
22          result,carryOut,set,overflow  : out std_logic
23      ); end component;
24  begin
25      LSB: bit_slice PORT MAP(
26          a=>A(0), b=>B(0), Less=>set, Ainvert=>ALUOp(3), carryIn=>ALUOp(2),
27          Op=>ALUOp(2 downto 0),
28          result=>intRes(0), carryOut=>carry(0) );
29      bitSliceSetup: for x in 1 to 30 generate
30          BITx: bit_slice PORT MAP(
31              a=>A(x), b=>B(x), Less=>'0', Ainvert=>ALUOp(3), carryIn=>carry(x-1),
32              Op=>ALUOp(2 downto 0),
33              result=>intRes(x), carryOut=>carry(x) );
34      end generate bitSliceSetup;
35      MSB: MSB_slice PORT MAP(
36          a=>A(31), b=>B(31), Less=>'0', Ainvert=>ALUOp(3), carryIn=>carry(30),
37          Op=>ALUOp(2 downto 0),
38          result=>intRes(31), carryOut=>C,set=>set, overflow=>V );
39
40      --Handle zero flag
41      Z <= not or_reduce(intRes);
42      --connect result output to signal
43      result <= intRes;
44
45  end big_alu;
46
47
48
49

```