

Team Design #1: ALU Bitslice (50 pts)

COVER SHEET

Honor Code: _____ I have neither given or received, nor have I tolerated others' use _____
_____ of unauthorized aid. _____

Name: _____ Joe Leveille _____ Signature: _____ *Joseph Leveille* _____

Honor Code: _____ I have neither given or received, nor have I tolerated others' use _____
_____ of unauthorized aid. _____

Name: _____ Jon Bayert _____ Signature: _____ *Jonathan Bayert* _____


Include:


- 0) This coverpage stapled on the front
- 1) Your VHDL code for part 1
- 2) Your waveform results for part 1: 5 pages, one for each function
- 3) Your VHDL code for part 2
- 4) Your waveform results for part 2: 5 pages, one for each function


```


1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity bit_slice is
5      port(
6          a,b,Less,Ainvert,carryIn  : in std_logic;
7          Op                        : in std_logic_vector (2 downto 0);
8          result,carryOut           : out std_logic
9      );
10 end bit_slice;
11
12 architecture stdBitSlice of bit_slice is
13     signal aMux, bMux, andOut, orOut : std_logic;
14     signal AxorB, AandB, sum, CandXor : std_logic;
15 begin
16     --Inverter muxes
17     aMux <= a xor Ainvert;
18     bMux <= b xor Op(2);           -- Assuming Binvert is MSB of Op
19
20     --Basic gates
21     andOut <= aMux and bMux;
22     orOut  <= aMux or bMux;
23
24     --Following is adder block
25     AxorB <= aMux xor bMux;
26     AandB <= aMux and bMux;
27     CandXor <= AxorB and carryIn;
28     sum <= AxorB xor carryIn ;
29     carryOut <= AandB or CandXor;
30
31     --Big mux
32     result <= (not Op(1) and not Op(0) and andOut) or
33              (not Op(1) and Op(0) and orOut) or
34              (Op(1) and not Op(0) and sum) or
35              (Op(1) and Op(0) and Less);
36
37 end stdBitSlice;
38


```











```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity msb_slice is
5      port(
6          a,b,Less,Ainvert,carryIn      : in std_logic;
7          Op                             : in std_logic_vector (2 downto 0);
8          result,carryOut,set,overflow   : out std_logic
9      );
10 end msb_slice;
11
12 architecture MSBBitSlice of msb_slice is
13     signal aMux, bMux, andOut, orOut  : std_logic;
14     signal AxorB, AandB, sum, CandXor : std_logic;
15 begin
16     --Inverter muxes
17     aMux <= a xor Ainvert;
18     bMux <= b xor Op(2);           -- Assuming Binvert is MSB of Op
19
20     --Basic gates
21     andOut <= aMux and bMux;
22     orOut  <= aMux or bMux;
23
24     --Following is adder block
25     AxorB <= aMux xor bMux;
26     AandB <= aMux and bMux;
27     CandXor <= AxorB and carryIn;
28     sum <= AxorB xor carryIn ;
29     carryOut <= AandB or CandXor;
30
31     --Big mux
32     result <= (not Op(1) and not Op(0) and andOut) or
33              (not Op(1) and Op(0) and orOut) or
34              (Op(1) and not Op(0) and sum) or
35              (Op(1) and Op(0) and Less);
36
37     --MSB additions
38     set <= sum;
39     overflow <= carryIn xor (AandB or CandXor);
40
41 end MSBBitSlice;

```