```
-- Joe Leveille & Jon Bayert
    -- Final VHDL Assignment - ECE 424 - Computer Architecture
 3
 4
 5
     library ieee;
 6
     use ieee.std_logic_1164.all;
    use ieee.std_logic arith.all;
 7
 8
    use ieee.std_logic_unsigned.all;
 9
    use work.mips types.all;
10
11
     entity datapath is
12
         PORT ( pc : IN STD LOGIC VECTOR ( 31 downto 0 );
13
                nextPC: OUT STD LOGIC VECTOR (31 downto 0) );
14
15
    END datapath;
16
17
     architecture dataBoi of datapath is
18
         COMPONENT alu control
19
             port( INSTR: in std logic vector(5 DOWNTO 0);
20
                 ALUOP: in std logic vector (1 DOWNTO 0);
21
                 ALUCTRL: OUT std logic vector(3 DOWNTO 0));
22
         END COMPONENT;
23
         COMPONENT control
24
25
             port( INSTR: in std logic vector(5 DOWNTO 0);
26
                  REGDST: OUT std logic;
27
                  BRANCH: OUT std logic;
28
                  MEMREAD: OUT std logic;
29
                  MEMTOREG: OUT std logic;
30
                  ALUOP: OUT std logic vector (1 DOWNTO 0);
31
                  MEMWRITE: OUT std logic;
32
                  ALUSRC: OUT std logic;
33
                 REGWRITE: OUT std logic);
34
         END COMPONENT;
35
36
         COMPONENT dmemory
37
            port(
38
               DIN: in mips data;
39
               ADDR: in mips_address;
40
               DOUT: out mips data;
41
               WE, RE: in std logic;
42
               CLK: in std logic
43
             );
44
         END COMPONENT;
45
46
         COMPONENT imemory
47
            port(
48
               ADDR: in mips address;
49
               DOUT: out mips data
50
             );
51
         END COMPONENT;
52
53
         COMPONENT alu32
54
             PORT( A, B: in std logic vector (31 downto 0);
55
                 ALUOp: in std logic vector (3 downto 0);
56
                 RESULT: out std_logic_vector (31 downto 0);
57
                 Z, V, C: out std logic );
58
         END COMPONENT;
59
60
         COMPONENT mux2a
61
            port( IN0: in mips_reg_addr;
62
               IN1: in mips reg addr;
63
               SEL: in STD LOGIC;
64
               DOUT: out mips reg addr);
65
         end component;
66
67
         COMPONENT reg_file
68
           port (a1 : in mips_reg_addr;
69
                 q1 : out mips data;
```

```
a2 : in mips reg addr;
 71
                  q2 : out mips data;
 72
                  a3 : in mips reg addr;
 73
                  d3 : in mips data;
 74
                  write en : in std logic;
 75
                  clk : in std logic);
 76
          end COMPONENT;
 77
 78
          COMPONENT signextend
 79
             port( INDATA: in STD LOGIC VECTOR(15 DOWNTO 0);
 80
                OUTDATA: out mips data);
 81
          end COMPONENT;
 82
          COMPONENT mux2
 83
 84
             port( IN0: in mips data;
                IN1: in mips_data;
 85
                SEL: in std_logic;
 86
 87
                DOUT: out mips data);
 88
          end COMPONENT;
 89
 90
          COMPONENT shiftleft
 91
             port( INDATA: in mips data;
 92
                OUTDATA: out mips data);
 93
          end COMPONENT;
 94
 95
          SIGNAL sys clock : std logic := '0';
 96
          CONSTANT Toycle : time := 100 ns;
 97
 98
          SIGNAL inst, ALUResult, outMuxIn1, branchALUin1, wDataMuxin1 : std logic vector ( 31
          downto ();
 99
          SIGNAL defNextPC, WriteData, aluIn0, aluIn1, mux2in0, mux2in1 : std logic vector(
          31 downto 0);
100
          SIGNAL REGDST, BRANCH, MEMREAD, MEMTOREG, MEMWRITE, ALUSRC, REGWRITE, Zero,
          outMuxSel : std logic;
101
          SIGNAL ALUOpDatapath : std logic vector(1 downto 0);
102
          SIGNAL wRegIn : std logic vector(4 downto 0);
103
          SIGNAL mainALUctl : std logic vector(3 downto 0);
104
105
          BEGIN
106
107
            -- create clock process
108
            clk gen: process
109
110
              sys clock <= '1' after Tcycle/3, '0' after Tcycle;</pre>
111
              wait until sys clock = '0';
112
            end process clk_gen;
113
114
          Imem: imemory PORT MAP(
115
              ADDR => pc, DOUT => inst
116
          );
117
118
          PCplus4: alu32 PORT MAP (
              A => pc, B=> X"00000004", ALUOp => "0010", RESULT=>defNextPC, Z => oPeN, V=>
119
              OPen, C=>oPEn
120
          );
121
122
          CTL: control PORT MAP (
123
              INSTR => inst(31 downto 26), REGDST => RegDst, BRANCH => Branch,
124
              MEMREAD => MEMREAD, MEMTOREG => MEMTOREG, MEMWRITE => MEMWRITE, ALUSRC => ALUSRC,
125
              REGWRITE => REGWRITE,ALUOP => ALUOPDatapath
126
          );
127
128
          writeRegSel: mux2a PORT MAP(
129
              INO => inst(20 downto 16), IN1 => inst(15 downto 11), SEL => REGDST, DOUT =>
              wRegIn
130
          );
131
132
          reg: reg file PORT MAP (
133
              a1=> inst(25 downto 21), a2 => inst(20 downto 16), a3 => wRegIn,
```

```
134
              q1 => aluIn0, q2 => mux2in0, d3=> WriteData, write en=> REGWRITE, CLK =>
              sys clock
135
          );
136
137
          sign: signextend PORT MAP (
138
              INDATA => inst(15 downto 0), OUTDATA => mux2in1
139
          );
140
141
          muxTheSecond: mux2 PORT MAP(
142
              IN0=>mux2in0, IN1=> mux2in1, SEL=>ALUSRC, DOUT => aluIn1
143
         );
144
145
         ALUCtl: alu control PORT MAP (
              INSTR=> inst(5 downto 0), ALUop => ALUOpDatapath, ALUctrl => mainALUctl
146
147
          );
148
149
          mainALU: alu32 PORT MAP (
150
              a=>aluIn0, b=>aluIn1, ALUOp=> mainALUctl, RESULT => ALUResult, Z=>Zero,
              V=>open, C=>oPEN
151
          );
152
153
          shift: shiftleft PORT MAP (
154
              INDATA=>mux2in1, OUTDATA=>branchALUin1
          );
155
156
157
          branchALU: alu32 PORT MAP (
              a=>defNextPC, b=>branchALUin1, ALUOP=>"0010", RESULT=>outMuxIn1, Z=>open,
158
              C=>opEn, V=>OpEN
159
          );
160
161
          outMuxSel <= branch and Zero;
162
163
         outMux: mux2 PORT MAP (
              IN0=>defNextPC, IN1=>outMuxIn1, SEL=> outMuxSel, DOUT => nextPC
164
165
          );
166
167
          dmem: dmemory PORT MAP (
168
              ADDR => ALUResult, DIN => mux2in0, DOUT => wDataMuxin1, CLK => sys clock, WE =>
              memWrite, RE =>memRead
169
          );
170
171
          wDataMux: mux2 PORT MAP (
172
              INO => ALUResult, IN1=>wDataMuxin1, sel=>memToReq, DOUT=>WriteData
173
          );
174
175
     end dataBoi;
176
```