```
2
    -- Copyright Jay Brockman
 3
    -- MIPs Processor Developement
 4
 5
    -- Eric W. Johnson
 6
    -- Valparaiso University
 7
 8
9
    -- Updated Jeffrey Will
10
11
     library ieee;
12
    use ieee.std logic 1164.all;
13
    use ieee.std logic arith.all;
    use ieee.std logic unsigned.all;
14
15
    use work.mips_types.all;
16
17
18
     -- memory Entity Description
19
     entity imemory is
20
        port(
21
           ADDR: in mips address;
22
           DOUT: out mips data
23
        );
24
    end imemory;
25
26
     -- memory Architecture Description
27
    architecture rtl of imemory is
28
        subtype ramword is bit vector(31 DOWNTO 0);
29
        type rammemory is array (0 to 1024) of ramword;
30
        __***************
31
32
        -- Students: You will have to hand-assemble the instructions
33
       -- Given in the assignment, and fill in the values
        -- below. (It is like you are "flashing" the instruction
34
35
        -- memory with your assembly code
36
37
38
        signal ram : rammemory := (
39
                     x"00000820", -- 00: add $1,$0,$0
40
                     x"8C220000", -- 01: lw $2,0($1)
41
                    x"8C230004", -- 02:
                    x"00432024", -- 03:
42
                    x"10800001", -- 04:
43
                    x"AC240008", -- 05:
44
45
                    x"AC24000C", -- 06:
                     others => x"00000000");
46
47
    begin
48
49
        read Process: process(ram, ADDR)
50
          variable raddr1 : integer range 0 to 1024;
51
          variable tempdata : ramword;
52
       begin
53
          -- convert address to integer
54
          raddr1 := conv Integer(ADDR);
55
          raddr1 := raddr1/4;
56
          tempdata := (ram(raddr1));
57
          DOUT <= to stdlogicvector(tempdata);</pre>
58
        end process read Process;
59
60
     end rtl;
61
```