

```

1  --
2  -- MIPS Processor Developement
3  -- Eric W. Johnson
4  -- Valparaiso University
5  --
6  --
7  -- Modified by Jeffrey D. Will
8
9
10 library ieee;
11 use ieee.std_logic_1164.all;
12 use ieee.std_logic_arith.all;
13 use ieee.std_logic_unsigned.all;
14 use work.mips_types.all;
15
16 entity control is
17     port( INSTR: in std_logic_vector(5 DOWNTO 0);
18           REGDST: OUT std_logic;
19           BRANCH: OUT std_logic;
20           MEMREAD: OUT std_logic;
21           MEMTOREG: OUT std_logic;
22           ALUOP: OUT std_logic_vector(1 DOWNTO 0);
23           MEMWRITE: OUT std_logic;
24           ALUSRC: OUT std_logic;
25           REGWRITE: OUT std_logic);
26 end control;
27
28 architecture behavioral of control is
29 begin
30     PROCESS( INSTR )
31         variable temp : std_logic_vector ( 7 downto 0 );
32         variable instr_int : integer range 0 to 64;
33     BEGIN
34         temp := "00000000";
35         temp := temp + instr;
36         instr_int := conv_Integer(temp);
37         case instr_int is
38
39             -- *****
40             -- Students: YOU MUST FILL IN THESE CONTROL LINES
41             -- FOR EACH INDIVIDUAL INSTRUCTION... they are
42             -- set to all zeroes below, but the zeroes are
43             -- just placeholders...
44             -- *****
45         when 0 => REGDST <= '1';
46                     BRANCH <= '0';
47                     MEMREAD <= '0';
48                     MEMTOREG <= '0';
49                     ALUOP <= "10";           -- ALUOP ORDER OF BITS????
50                     MEMWRITE <= '0';
51                     ALUSRC <= '0';
52                     REGWRITE <= '1';
53         when 35 => REGDST <= '0';
54                     BRANCH <= '0';
55                     MEMREAD <= '1';
56                     MEMTOREG <= '1';
57                     ALUOP <= "00";
58                     MEMWRITE <= '0';
59                     ALUSRC <= '1';
60                     REGWRITE <= '1';
61         when 43 => REGDST <= '0';
62                     BRANCH <= '0';
63                     MEMREAD <= '0';
64                     MEMTOREG <= '0';
65                     ALUOP <= "00";
66                     MEMWRITE <= '1';
67                     ALUSRC <= '1';
68                     REGWRITE <= '0';
69         when 4 => REGDST <= '0';

```

```
70         BRANCH <= '1';
71         MEMREAD <= '0';
72         MEMTOREG <= '0';
73         ALUOP <= "01";
74         MEMWRITE <= '0';
75         ALUSRC <= '0';
76         REGWRITE <= '0';
77     when others => REGDST <= '0';
78         BRANCH <= '0';
79         MEMREAD <= '0';
80         MEMTOREG <= '0';
81         ALUOP <= "00";
82         MEMWRITE <= '0';
83         ALUSRC <= '0';
84         REGWRITE <= '0';
85
86     END CASE;
87
88     END PROCESS;
89
90 end behavioral;
91
```