

```

1  -- Joe Leveille & Jon Bayert
2  -- Final VHDL Assignment - ECE 424 - Computer Architecture
3  --
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.std_logic_arith.all;
8  use ieee.std_logic_unsigned.all;
9  use work.mips_types.all;
10
11  entity datapath is
12      PORT ( pc : IN STD_LOGIC_VECTOR ( 31 downto 0 );
13            nextPC: OUT STD_LOGIC_VECTOR (31 downto 0) );
14
15  END datapath;
16
17  architecture dataBoi of datapath is
18      COMPONENT alu_control
19          port( INSTR: in std_logic_vector(5 DOWNT0 0);
20                ALUOP: in std_logic_vector(1 DOWNT0 0);
21                ALUCTRL : OUT std_logic_vector(3 DOWNT0 0));
22      END COMPONENT;
23
24      COMPONENT control
25          port( INSTR: in std_logic_vector(5 DOWNT0 0);
26                REGDST: OUT std_logic;
27                BRANCH: OUT std_logic;
28                MEMREAD: OUT std_logic;
29                MEMTOREG: OUT std_logic;
30                ALUOP: OUT std_logic_vector(1 DOWNT0 0);
31                MEMWRITE: OUT std_logic;
32                ALUSRC: OUT std_logic;
33                REGWRITE: OUT std_logic);
34      END COMPONENT;
35
36      COMPONENT dmemory
37          port(
38              DIN: in mips_data;
39              ADDR: in mips_address;
40              DOUT: out mips_data;
41              WE, RE: in std_logic;
42              CLK: in std_logic
43          );
44      END COMPONENT;
45
46      COMPONENT imemory
47          port(
48              ADDR: in mips_address;
49              DOUT: out mips_data
50          );
51      END COMPONENT;
52
53      COMPONENT alu32
54          PORT( A, B: in std_logic_vector (31 downto 0);
55                ALUOp: in std_logic_vector (3 downto 0);
56                RESULT: out std_logic_vector (31 downto 0);
57                Z, V, C: out std_logic );
58      END COMPONENT;
59
60      COMPONENT mux2a
61          port( IN0: in mips_reg_addr;
62                IN1: in mips_reg_addr;
63                SEL: in STD_LOGIC;
64                DOUT: out mips_reg_addr);
65      end component;
66
67      COMPONENT reg_file
68          port (a1 : in mips_reg_addr;
69                q1 : out mips_data;

```

```

70         a2 : in mips_reg_addr;
71         q2 : out mips_data;
72         a3 : in mips_reg_addr;
73         d3 : in mips_data;
74         write_en : in std_logic;
75         clk : in std_logic);
76 end COMPONENT;
77
78 COMPONENT signextend
79     port( INDATA: in STD_LOGIC_VECTOR(15 DOWNTO 0);
80           OUTDATA: out mips_data);
81 end COMPONENT;
82
83 COMPONENT mux2
84     port( IN0: in mips_data;
85           IN1: in mips_data;
86           SEL: in std_logic;
87           DOUT: out mips_data);
88 end COMPONENT;
89
90 COMPONENT shiftleft
91     port( INDATA: in mips_data;
92           OUTDATA: out mips_data);
93 end COMPONENT;
94
95 SIGNAL sys_clock : std_logic := '0';
96 CONSTANT Tcycle : time := 100 ns;
97
98 SIGNAL inst, ALUResult, outMuxIn1, branchALUin1, wDataMuxin1 : std_logic_vector( 31
99     downto 0);
100 SIGNAL defNextPC, WriteData, aluIn0, aluIn1, mux2in0, mux2in1 : std_logic_vector(
101     31 downto 0);
102 SIGNAL REGDST, BRANCH, MEMREAD, MEMTOREG, MEMWRITE, ALUSRC, REGWRITE, Zero,
103     outMuxSel : std_logic;
104 SIGNAL ALUOpDatapath : std_logic_vector(1 downto 0);
105 SIGNAL wRegIn : std_logic_vector(4 downto 0);
106 SIGNAL mainALUctl : std_logic_vector(3 downto 0);
107
108 BEGIN
109
110     -- create clock process
111     clk_gen: process
112     begin
113         sys_clock <= '1' after Tcycle/3, '0' after Tcycle;
114         wait until sys_clock = '0';
115     end process clk_gen;
116
117     Imem: imemory PORT MAP(
118         ADDR => pc, DOUT => inst
119     );
120
121     PCplus4: alu32 PORT MAP(
122         A => pc, B=> X"00000004", ALUOp => "0010", RESULT=>defNextPC, Z => oPeN, V=>
123         OPeN, C=>oPeN
124     );
125
126     CTL: control PORT MAP(
127         INSTR => inst(31 downto 26), REGDST => RegDst, BRANCH => Branch,
128         MEMREAD => MEMREAD, MEMTOREG => MEMTOREG, MEMWRITE => MEMWRITE, ALUSRC => ALUSRC,
129         REGWRITE => REGWRITE, ALUOP => ALUOpDatapath
130     );
131
132     writeRegSel: mux2a PORT MAP(
133         IN0 => inst(20 downto 16), IN1 => inst(15 downto 11), SEL => REGDST, DOUT =>
134         wRegIn
135     );
136
137     reg: reg_file PORT MAP(
138         al=> inst(25 downto 21), a2 => inst(20 downto 16), a3 => wRegIn,

```

```

134         q1 => aluIn0, q2 => mux2in0, d3=> WriteData, write_en=> REGWRITE, CLK =>
        sys_clock
135     );
136
137     sign: signextend PORT MAP(
138         INDATA => inst(15 downto 0), OUTDATA => mux2in1
139     );
140
141     muxTheSecond: mux2 PORT MAP(
142         IN0=>mux2in0, IN1=> mux2in1, SEL=>ALUSRC, DOUT => aluIn1
143     );
144
145     ALUctl: alu_control PORT MAP(
146         INSTR=> inst(5 downto 0), ALUOp => ALUOpDatapath, ALUctrl => mainALUctl
147     );
148
149     mainALU: alu32 PORT MAP(
150         a=>aluIn0, b=>aluIn1, ALUOp=> mainALUctl, RESULT => ALUResult, Z=>Zero,
        V=>open, C=>oPEN
151     );
152
153     shift: shiftleft PORT MAP(
154         INDATA=>mux2in1, OUTDATA=>branchALUin1
155     );
156
157     branchALU: alu32 PORT MAP(
158         a=>defNextPC, b=>branchALUin1, ALUOP=>"0010", RESULT=>outMuxIn1, Z=>open,
        C=>opEn, V=>OpEN
159     );
160
161     outMuxSel <= branch and Zero;
162
163     outMux: mux2 PORT MAP(
164         IN0=>defNextPC, IN1=>outMuxIn1, SEL=> outMuxSel, DOUT => nextPC
165     );
166
167     dmem: dmemory PORT MAP(
168         ADDR => ALUResult, DIN => mux2in0, DOUT => wDataMuxin1, CLK => sys_clock, WE =>
        memWrite, RE =>memRead
169     );
170
171     wDataMux: mux2 PORT MAP(
172         IN0 => ALUResult, IN1=>wDataMuxin1, sel=>memToReg, DOUT=>WriteData
173     );
174
175 end dataBoi;
176

```