
Design Project #3: Single-Cycle Datapath Design (100 points)

COVER SHEET

Honor Code:I have neither given or received, nor have I tolerated others'
use of unauthorized aid
Name:Joe Leveille Signature:
Honor Code:I have neither given or received, nor have I tolerated others' use of unauthorized aid
Name:Jon Bayert Signature:Jonathon Bayert

A complete assignment will contain:

- 1. This cover sheet
- 2. A printout of your VHDL code including your main file, modified imem.vhd, modified alu-control.vhd, and modified dmem.vhd.
- 3. Waveforms for the two different cases, showing the five (and only the five) signals in hex format.



/datapath/pc	00000000	00000004	00000008	000000C	0000010	0000018
/datapath/nextPC	00000004	00000008	000000C	0000010	0000018	0000001C
atapath/ALUResult	00000000		00000004	00000000	00000000	000000C
atapath/WriteData	+ + +	00000001	00000002	00000000	00000000	0000000C
	+ + +	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		, 00000000	(0000000	
/datapath/Zero						
0.0	00 ns 50 ns	100 ns 150 ns 2		00 ns 350 ns	400 ns 450 ns !	-

```
-- Joe Leveille & Jon Bayert
    -- Final VHDL Assignment - ECE 424 - Computer Architecture
 3
 4
 5
     library ieee;
 6
     use ieee.std_logic_1164.all;
    use ieee.std_logic arith.all;
 7
 8
    use ieee.std_logic_unsigned.all;
 9
    use work.mips types.all;
10
11
     entity datapath is
12
         PORT ( pc : IN STD LOGIC VECTOR ( 31 downto 0 );
13
                nextPC: OUT STD LOGIC VECTOR (31 downto 0) );
14
15
    END datapath;
16
17
     architecture dataBoi of datapath is
18
         COMPONENT alu control
19
             port( INSTR: in std logic vector(5 DOWNTO 0);
20
                 ALUOP: in std logic vector (1 DOWNTO 0);
21
                 ALUCTRL: OUT std logic vector(3 DOWNTO 0));
22
         END COMPONENT;
23
         COMPONENT control
24
25
             port( INSTR: in std logic vector(5 DOWNTO 0);
26
                  REGDST: OUT std logic;
27
                  BRANCH: OUT std logic;
28
                  MEMREAD: OUT std logic;
29
                  MEMTOREG: OUT std logic;
30
                  ALUOP: OUT std logic vector (1 DOWNTO 0);
31
                  MEMWRITE: OUT std logic;
32
                  ALUSRC: OUT std logic;
33
                 REGWRITE: OUT std logic);
34
         END COMPONENT;
35
36
         COMPONENT dmemory
37
            port(
38
               DIN: in mips data;
39
               ADDR: in mips_address;
40
               DOUT: out mips data;
41
               WE, RE: in std logic;
42
               CLK: in std logic
43
             );
44
         END COMPONENT;
45
46
         COMPONENT imemory
47
            port(
48
               ADDR: in mips address;
49
               DOUT: out mips data
50
             );
51
         END COMPONENT;
52
53
         COMPONENT alu32
54
             PORT( A, B: in std logic vector (31 downto 0);
55
                 ALUOp: in std logic vector (3 downto 0);
56
                 RESULT: out std_logic_vector (31 downto 0);
57
                 Z, V, C: out std logic );
58
         END COMPONENT;
59
60
         COMPONENT mux2a
61
            port( IN0: in mips_reg_addr;
62
               IN1: in mips reg addr;
63
               SEL: in STD LOGIC;
64
               DOUT: out mips reg addr);
65
         end component;
66
67
         COMPONENT reg_file
68
           port (a1 : in mips_reg_addr;
69
                 q1 : out mips data;
```

```
a2 : in mips reg addr;
 71
                  q2 : out mips data;
 72
                  a3 : in mips reg addr;
 73
                  d3 : in mips data;
 74
                  write en : in std logic;
 75
                  clk : in std logic);
 76
          end COMPONENT;
 77
 78
          COMPONENT signextend
 79
             port( INDATA: in STD LOGIC VECTOR(15 DOWNTO 0);
 80
                OUTDATA: out mips data);
 81
          end COMPONENT;
 82
          COMPONENT mux2
 83
 84
             port( IN0: in mips data;
                IN1: in mips_data;
 85
                SEL: in std_logic;
 86
 87
                DOUT: out mips data);
 88
          end COMPONENT;
 89
 90
          COMPONENT shiftleft
 91
             port( INDATA: in mips data;
 92
                OUTDATA: out mips data);
 93
          end COMPONENT;
 94
 95
          SIGNAL sys clock : std logic := '0';
 96
          CONSTANT Toycle : time := 100 ns;
 97
 98
          SIGNAL inst, ALUResult, outMuxIn1, branchALUin1, wDataMuxin1 : std logic vector ( 31
          downto ();
 99
          SIGNAL defNextPC, WriteData, aluIn0, aluIn1, mux2in0, mux2in1 : std logic vector(
          31 downto 0);
100
          SIGNAL REGDST, BRANCH, MEMREAD, MEMTOREG, MEMWRITE, ALUSRC, REGWRITE, Zero,
          outMuxSel : std logic;
101
          SIGNAL ALUOpDatapath : std logic vector(1 downto 0);
102
          SIGNAL wRegIn : std logic vector(4 downto 0);
103
          SIGNAL mainALUctl : std logic vector(3 downto 0);
104
105
          BEGIN
106
107
            -- create clock process
108
            clk gen: process
109
110
              sys clock <= '1' after Tcycle/3, '0' after Tcycle;</pre>
111
              wait until sys clock = '0';
112
            end process clk_gen;
113
114
          Imem: imemory PORT MAP(
115
              ADDR => pc, DOUT => inst
116
          );
117
118
          PCplus4: alu32 PORT MAP (
              A => pc, B=> X"00000004", ALUOp => "0010", RESULT=>defNextPC, Z => oPeN, V=>
119
              OPen, C=>oPEn
120
          );
121
122
          CTL: control PORT MAP (
123
              INSTR => inst(31 downto 26), REGDST => RegDst, BRANCH => Branch,
124
              MEMREAD => MEMREAD, MEMTOREG => MEMTOREG, MEMWRITE => MEMWRITE, ALUSRC => ALUSRC,
125
              REGWRITE => REGWRITE,ALUOP => ALUOPDatapath
126
          );
127
128
          writeRegSel: mux2a PORT MAP(
129
              INO => inst(20 downto 16), IN1 => inst(15 downto 11), SEL => REGDST, DOUT =>
              wRegIn
130
          );
131
132
          reg: reg file PORT MAP (
133
              a1=> inst(25 downto 21), a2 => inst(20 downto 16), a3 => wRegIn,
```

```
134
              q1 => aluIn0, q2 => mux2in0, d3=> WriteData, write en=> REGWRITE, CLK =>
              sys clock
135
          );
136
137
          sign: signextend PORT MAP (
138
              INDATA => inst(15 downto 0), OUTDATA => mux2in1
139
          );
140
141
          muxTheSecond: mux2 PORT MAP(
142
              IN0=>mux2in0, IN1=> mux2in1, SEL=>ALUSRC, DOUT => aluIn1
143
         );
144
145
         ALUCtl: alu control PORT MAP (
              INSTR=> inst(5 downto 0), ALUop => ALUOpDatapath, ALUctrl => mainALUctl
146
147
          );
148
149
          mainALU: alu32 PORT MAP (
150
              a=>aluIn0, b=>aluIn1, ALUOp=> mainALUctl, RESULT => ALUResult, Z=>Zero,
              V=>open, C=>oPEN
151
          );
152
153
          shift: shiftleft PORT MAP (
154
              INDATA=>mux2in1, OUTDATA=>branchALUin1
          );
155
156
157
          branchALU: alu32 PORT MAP (
              a=>defNextPC, b=>branchALUin1, ALUOP=>"0010", RESULT=>outMuxIn1, Z=>open,
158
              C=>opEn, V=>OpEN
159
          );
160
161
          outMuxSel <= branch and Zero;
162
163
         outMux: mux2 PORT MAP (
              IN0=>defNextPC, IN1=>outMuxIn1, SEL=> outMuxSel, DOUT => nextPC
164
165
          );
166
167
          dmem: dmemory PORT MAP (
168
              ADDR => ALUResult, DIN => mux2in0, DOUT => wDataMuxin1, CLK => sys clock, WE =>
              memWrite, RE =>memRead
169
          );
170
171
          wDataMux: mux2 PORT MAP (
172
              INO => ALUResult, IN1=>wDataMuxin1, sel=>memToReq, DOUT=>WriteData
173
          );
174
175
     end dataBoi;
176
```

```
2
    -- Copyright Jay Brockman
 3
    -- MIPs Processor Developement
 4
 5
    -- Eric W. Johnson
 6
    -- Valparaiso University
 7
 8
9
    -- Updated Jeffrey Will
10
11
     library ieee;
12
    use ieee.std logic 1164.all;
13
    use ieee.std logic arith.all;
    use ieee.std logic unsigned.all;
14
15
    use work.mips_types.all;
16
17
18
     -- memory Entity Description
19
     entity imemory is
20
        port(
21
           ADDR: in mips address;
22
           DOUT: out mips data
23
        );
24
    end imemory;
25
26
     -- memory Architecture Description
27
    architecture rtl of imemory is
28
        subtype ramword is bit vector(31 DOWNTO 0);
29
        type rammemory is array (0 to 1024) of ramword;
30
        __***************
31
32
        -- Students: You will have to hand-assemble the instructions
33
       -- Given in the assignment, and fill in the values
        -- below. (It is like you are "flashing" the instruction
34
35
        -- memory with your assembly code
36
37
38
        signal ram : rammemory := (
39
                     x"00000820", -- 00: add $1,$0,$0
40
                     x"8C220000", -- 01: lw $2,0($1)
41
                    x"8C230004", -- 02:
                    x"00432024", -- 03:
42
                    x"10800001", -- 04:
43
                    x"AC240008", -- 05:
44
45
                    x"AC24000C", -- 06:
                     others => x"00000000");
46
47
    begin
48
49
        read Process: process(ram, ADDR)
50
          variable raddr1 : integer range 0 to 1024;
51
          variable tempdata : ramword;
52
       begin
53
          -- convert address to integer
54
          raddr1 := conv Integer(ADDR);
55
          raddr1 := raddr1/4;
56
          tempdata := (ram(raddr1));
57
          DOUT <= to stdlogicvector(tempdata);</pre>
58
        end process read Process;
59
60
     end rtl;
61
```

```
-- MIPs Processor Developement
 3
    -- Eric W. Johnson
    -- Valparaiso University
 5
 6
 7
     -- Modified by Jeffrey D. Will
 8
 9
10
     library ieee;
11
    use ieee.std logic 1164.all;
    use ieee.std logic arith.all;
12
13
    use ieee.std logic unsigned.all;
14
    use work.mips types.all;
15
16
     entity control is
17
        port( INSTR: in std_logic_vector(5 DOWNTO 0);
18
              REGDST: OUT std logic;
19
              BRANCH: OUT std logic;
20
              MEMREAD: OUT std logic;
21
              MEMTOREG: OUT std logic;
22
              ALUOP: OUT std logic vector (1 DOWNTO 0);
23
              MEMWRITE: OUT std logic;
24
              ALUSRC: OUT std logic;
25
              REGWRITE: OUT std logic);
26
    end control;
27
28
    architecture behavioral of control is
29
   begin
30
       PROCESS ( INSTR )
31
          variable temp : std logic vector ( 7 downto 0 );
32
          variable instr int : integer range 0 to 64;
33
         temp := "00000000";
34
35
          temp := temp + instr;
36
          instr int := conv Integer(temp);
37
          case instr int is
38
39
            __ ***********************
40
            -- Students: YOU MUST FILL IN THESE CONTROL LINES
            -- FOR EACH INDIVIDUAL INSTRUCTION... they are
41
42
            -- set to all zeroes below, but the zeroes are
43
            -- just placeholders...
            __ *******************
44
45
        when 0 => REGDST <= '1';</pre>
46
                       BRANCH <= '0';
                       MEMREAD <= '0';
47
48
                       MEMTOREG <= '0';
49
                       ALUOP <= "10";
                                                  -- ALUOP ORDER OF BITS????
50
                       MEMWRITE <= '0';
51
                       ALUSRC <= '0';
52
                       REGWRITE <= '1';
53
             when 35 => REGDST <= '0';</pre>
54
                       BRANCH <= '0';
55
                       MEMREAD <= '1';
56
                       MEMTOREG <= '1';</pre>
57
                       ALUOP <= "00";
                       MEMWRITE <= '0';
58
59
                       ALUSRC <= '1';
                       REGWRITE <= '1';
60
61
             when 43 => REGDST <= '0';
62
                       BRANCH <= '0';
63
                       MEMREAD <= '0';</pre>
64
                       MEMTOREG <= '0';
65
                       ALUOP <= "00";
66
                       MEMWRITE <= '1';
67
                       ALUSRC <= '1';
68
                       REGWRITE <= '0';
69
             when 4 => REGDST <= '0';</pre>
```

```
BRANCH <= '1';
70
71
                       MEMREAD <= '0';
72
                       MEMTOREG <= '0';
73
                       ALUOP <= "01";
74
                       MEMWRITE <= '0';
                       ALUSRC <= '0';
75
76
                       REGWRITE <= '0';
77
           when others => REGDST <= '0';</pre>
78
                       BRANCH <= '0';
79
                       MEMREAD <= '0';
                       MEMTOREG <= '0';</pre>
80
                       ALUOP <= "00";
81
82
                       MEMWRITE <= '0';
83
                       ALUSRC <= '0';
84
                       REGWRITE <= '0';
85
86
        END CASE;
87
88
     END PROCESS;
89
90 end behavioral;
91
```

```
-- MIPs Processor Developement
 3
    -- Eric W. Johnson
    -- Valparaiso University
 4
 5
 6
 7
 8
    -- Modified by Jeffrey Will
9
10
    library ieee;
11
    use ieee.std logic 1164.all;
12
    use ieee.std logic arith.all;
13
    use ieee.std logic unsigned.all;
14
15
     entity alu control is
16
        port( INSTR: in std_logic_vector(5 DOWNTO 0);
17
              ALUOP: in std_logic_vector(1 DOWNTO 0);
18
              ALUCTRL : OUT std logic vector(3 DOWNTO 0));
19
     end alu control;
20
     __***************
21
22 -- Students: it is your job to fill in
23 -- each of the "---" with the appropriate 1's and 0's
24 __************
25
   architecture behavioral of alu control is
26 begin
27
      PROCESS (INSTR, ALUOP)
28
      BEGIN
29
          case ALUOP is
30
             when "00" => ALUCTRL <= "0010";</pre>
             when "01" => ALUCTRL <= "0110";</pre>
31
             when "10" => case INSTR is
32
                             when "100000" => ALUCTRL <= "0010";</pre>
33
                             when "100010" => ALUCTRL <= "0110";</pre>
34
                             when "100100" => ALUCTRL <= "0000";</pre>
35
36
                             when "100101" => ALUCTRL <= "0001";</pre>
                             when "101010" => ALUCTRL <= "0111";</pre>
37
38
                             when others => ALUCTRL <= "0000";</pre>
39
                  end case;
40
             when others => ALUCTRL <= "0000";</pre>
41
42
          END CASE;
43
44
      END PROCESS;
45
46
    end behavioral;
47
```

```
-- MIPs Processor Developement
3
    -- Eric W. Johnson
    -- Valparaiso University
5
6
7
8
    library ieee;
9
    use ieee.std logic 1164.all;
10
   use ieee.std logic arith.all;
    use ieee.std logic unsigned.all;
11
12
    use work.mips types.all;
13
14
15
    -- Copyright Jay Brockman, Feb 1997
16
    -- Updated Eric W. Johnson, Feb 1998
17
18
    -- Modified June 2011 Jeffrey Will
19
20
    -- memory Entity Description
21
    entity dmemory is
22
       port(
23
          DIN: in mips data;
24
          ADDR: in mips_address;
25
          DOUT: out mips data;
          WE, RE: in std logic;
26
27
          CLK: in std logic
28
29
       );
30
    end dmemory;
31
32
    -- memory Architecture Description
33
    architecture rtl of dmemory is
34
       subtype ramword is bit vector(31 DOWNTO 0);
35
       type rammemory is array (0 to 4096) of ramword;
36
       __***************
37
38
       -- Students: This is where you modify the contents of
39
       -- Data memory.
        __**************
40
41
       signal ram : rammemory := (
42
                x"00000001", -- 00 through 03
43
                    x"00000002", -- 04 through 07
44
                    x"00000003", --
                    x"00000004", --
45
                    x"00000000", --
46
47
                    others => x"00000000");
48
    begin
49
50
       read Process: process (RE, ADDR)
51
          variable raddr1 : integer range 0 to 4096;
52
          variable tempdata : ramword;
53
       begin
54
          -- convert address to integer
55
       IF ( RE = '1' ) THEN
56
          raddr1 := conv Integer(ADDR);
57
           raddr1 := raddr1/4;
58
           tempdata := (ram(raddr1));
59
           DOUT <= to stdlogicvector(tempdata);</pre>
60
      END IF;
61
       end process read_Process;
62
63
       write Process: process (WE, CLK)
64
          variable waddr : integer range 0 to 4096;
65
       begin
66
          if ( WE = '1' AND CLK'EVENT AND CLK = '1' ) then
67
        -- convert address to integer
68
        waddr := conv Integer(ADDR);
69
            waddr := waddr/4;
```

```
70          ram(waddr) <= to_bitvector(DIN);
71          end if;
72          end process write_Process;
73     end rtl;
74</pre>
```