```
-- MIPs Processor Developement
3
    -- Eric W. Johnson
    -- Valparaiso University
5
6
7
8
    library ieee;
9
    use ieee.std logic 1164.all;
10
   use ieee.std logic arith.all;
    use ieee.std logic unsigned.all;
11
12
    use work.mips types.all;
13
14
15
    -- Copyright Jay Brockman, Feb 1997
16
    -- Updated Eric W. Johnson, Feb 1998
17
18
    -- Modified June 2011 Jeffrey Will
19
20
    -- memory Entity Description
21
    entity dmemory is
22
       port(
23
          DIN: in mips data;
24
          ADDR: in mips_address;
25
          DOUT: out mips data;
          WE, RE: in std logic;
26
27
          CLK: in std logic
28
29
       );
30
    end dmemory;
31
32
    -- memory Architecture Description
33
    architecture rtl of dmemory is
34
       subtype ramword is bit vector(31 DOWNTO 0);
35
       type rammemory is array (0 to 4096) of ramword;
36
       __***************
37
38
       -- Students: This is where you modify the contents of
39
       -- Data memory.
        __**************
40
41
       signal ram : rammemory := (
42
                x"00000001", -- 00 through 03
43
                    x"00000002", -- 04 through 07
44
                    x"00000003", --
                    x"00000004", --
45
                    x"00000000", --
46
47
                    others => x"00000000");
48
    begin
49
50
       read Process: process (RE, ADDR)
51
          variable raddr1 : integer range 0 to 4096;
52
          variable tempdata : ramword;
53
       begin
54
          -- convert address to integer
55
       IF ( RE = '1' ) THEN
56
          raddr1 := conv Integer(ADDR);
57
           raddr1 := raddr1/4;
58
           tempdata := (ram(raddr1));
59
           DOUT <= to stdlogicvector(tempdata);</pre>
60
      END IF;
61
       end process read_Process;
62
63
       write Process: process(WE, CLK)
64
          variable waddr : integer range 0 to 4096;
65
       begin
66
          if ( WE = '1' AND CLK'EVENT AND CLK = '1' ) then
67
        -- convert address to integer
68
        waddr := conv Integer(ADDR);
69
            waddr := waddr/4;
```

```
70          ram(waddr) <= to_bitvector(DIN);
71          end if;
72          end process write_Process;
73     end rtl;
74</pre>
```