```
-- MIPs Processor Developement
 3
    -- Eric W. Johnson
    -- Valparaiso University
 5
 6
 7
    -- Modified by Jeffrey D. Will
 8
 9
10
    library ieee;
11
    use ieee.std logic 1164.all;
    use ieee.std logic arith.all;
12
13
    use ieee.std logic unsigned.all;
14
    use work.mips types.all;
15
16
    entity control is
17
        port( INSTR: in std_logic_vector(5 DOWNTO 0);
18
              REGDST: OUT std logic;
19
              BRANCH: OUT std logic;
20
              MEMREAD: OUT std logic;
21
              MEMTOREG: OUT std logic;
22
              ALUOP: OUT std logic vector (1 DOWNTO 0);
23
              MEMWRITE: OUT std logic;
24
              ALUSRC: OUT std logic;
25
              REGWRITE: OUT std logic);
26
    end control;
27
28
    architecture behavioral of control is
29
   begin
30
       PROCESS ( INSTR )
31
         variable temp : std logic vector ( 7 downto 0 );
32
          variable instr int : integer range 0 to 64;
33
         temp := "00000000";
34
35
          temp := temp + instr;
36
          instr int := conv Integer(temp);
37
          case instr int is
38
39
            __ **********************
40
            -- Students: YOU MUST FILL IN THESE CONTROL LINES
           -- FOR EACH INDIVIDUAL INSTRUCTION... they are
41
42
           -- set to all zeroes below, but the zeroes are
43
           -- just placeholders...
            __ *******************
44
45
        when 0 => REGDST <= '1';</pre>
46
                       BRANCH <= '0';
                       MEMREAD <= '0';
47
48
                       MEMTOREG <= '0';
49
                       ALUOP <= "10";
                                                 -- ALUOP ORDER OF BITS????
50
                       MEMWRITE <= '0';
51
                       ALUSRC <= '0';
52
                       REGWRITE <= '1';
53
             when 35 => REGDST <= '0';</pre>
54
                       BRANCH <= '0';
55
                       MEMREAD <= '1';
56
                       MEMTOREG <= '1';
57
                       ALUOP <= "00";
                       MEMWRITE <= '0';
58
59
                       ALUSRC <= '1';
                       REGWRITE <= '1';
60
61
             when 43 => REGDST <= '0';
62
                       BRANCH <= '0';
63
                       MEMREAD <= '0';
64
                       MEMTOREG <= '0';
65
                       ALUOP <= "00";
66
                       MEMWRITE <= '1';
67
                       ALUSRC <= '1';
68
                       REGWRITE <= '0';
69
             when 4 => REGDST <= '0';</pre>
```

```
BRANCH <= '1';
70
71
                       MEMREAD <= '0';
72
                       MEMTOREG <= '0';
73
                       ALUOP <= "01";
74
                       MEMWRITE <= '0';
                       ALUSRC <= '0';
75
76
                       REGWRITE <= '0';
77
           when others => REGDST <= '0';</pre>
78
                       BRANCH <= '0';
79
                       MEMREAD <= '0';
                       MEMTOREG <= '0';</pre>
80
                       ALUOP <= "00";
81
82
                       MEMWRITE <= '0';
83
                       ALUSRC <= '0';
84
                       REGWRITE <= '0';
85
86
        END CASE;
87
88
     END PROCESS;
89
90 end behavioral;
91
```