





3 input NOR


$$y = \overline{A+B+C}$$

$$= \overline{A} \overline{B} \overline{C}$$






Falling Transition  $000 \rightarrow 001$



Rising Transition  $001 \rightarrow 000$



There are 3C capacitors because without a contact between two NMOS transistors, they can be pushed closer together & use a smaller piece of silicon between them.

4.1


$$t_{pdr} = RC \ln(2)$$

$$= 52 \Omega (4 fF) \ln(2)$$

$$t_{pdr} = 13.86 \text{ ps}$$

$$\text{Simulated: } \approx 14.92 \text{ ps}$$

a)




$$t_{pdr} = \tau \ln(2)$$

$$\tau_{3rd\ order} = R_1 C_1 + \overset{20k}{(R_1 + R_2)} C_2 + \overset{15k}{(R_1 + R_2 + R_3)} C_3$$

$$= 20 \text{ ps} + 40 \text{ ps} + 60 \text{ ps} = 120 \text{ ps}$$

$$t_{pdr} = 120 (\ln(2)) = 83.1776 \text{ ps}$$

$$\text{Simulated: } \approx 89.8 \text{ ps}$$



4.2) I think the simulated value will always be greater than the Elmore delay estimation because of the shape of the third order response, in relation to the first order that we use as an estimation.

graph, similar to figure 4.11