

#### 8086 Inputs 5 V VCC MN/MX' TEST NC **HLDA** GND **INTR** 8284 15 MHz **INTA** RDY1 **RESET RESET** RDY2 CLK **CLK** 5 V \_\_\_\_**M**\_\_ F/C **READY READY 5** ∨ CYNC AEN 1 RES AEN 2 **NMI HOLD GND**

#### System Bus of 8086 (Address)



#### System Bus of 8086(Data + Control)




#### **Strobe Signals**







M/IO'	RD'	WR'	Bus cycle
1	0	1	MEMR'
1	1	0	MEMW'
0	0	1	IOR'
0	1	0	IOW'

# Memory Decoder







#### **Memory Interfacing**




## IO Decoder




# 8255<sub>1</sub> Interface to the processor




# 8255<sub>1</sub> to 14495 (for 7-seg display)




# 8255<sub>1</sub> to 14495 (for 7-seg display)





# 8255<sub>1</sub> to 14495 (for 7-seg display)




# 8255<sub>2</sub> Interface to the processor








#### 8255<sub>3</sub> Interface to the processor (left) and EPROM (right)



#### Relay circuit and EPROM



#### **EPROM Data Lines Interfacing**

