MURAGURI JOEL KARIUKI SCT212-0042/2020

COMPUTER TECHNOLOGY

Lab 1

Computer Architecture

Exercise 1: Evaluating Performance Differences

Given Information:

- The unoptimized system has a clock rate that is 5% faster (meaning its cycle time is shorter).
- 30% of the unoptimized code consists of load/store instructions.
- The optimized system reduces load/store operations to two-thirds of the original amount.
- Every instruction takes exactly one clock cycle.

Step 1: Define the Variables

Let:

- Iu be the instruction count in the unoptimized version.
- Io be the instruction count in the optimized version.
- C1ku be the clock cycle duration for the unoptimized system.
- Clko be the clock cycle duration for the optimized system.

Since the unoptimized processor runs 5% faster, its cycle time is 95% of the optimized version's:

 $Clku = 0.95 \times Clko$

Step 2: Calculating Instruction Count

In the unoptimized version:

- 30% of the instructions are load/store operations.
- 70% are other types.

In the **optimized version**:

- Load/store operations are reduced by one-third (to two-thirds of the original amount).
- All other instructions remain unchanged.

So:

$$lo = 0.7 \times lu + (2/3 \times 0.3 \times lu)$$

 $lo = 0.7lu + 0.2lu$
 $lo = 0.9lu$

The optimized version runs 90% of the total instructions compared to the unoptimized one.

Step 3: Comparing CPU Time

The general CPU time formula:

CPU Time = Instruction Count × CPI × Clock Cycle Time

Given that CPI = 1 (each instruction takes one cycle), this becomes:

CPU Time = Instruction Count × Clock Cycle Time

• Unoptimized:

 $Tu = Iu \times Clku$

• Optimized:

To =
$$lo \times Clko = 0.9lu \times Clko$$

Substitute
$$Clku = 0.95 \times Clko$$
:

$$Tu = Iu \times 0.95 \times Clko$$

Now comparing both:

To / Tu =
$$(0.9 \text{Iu} \times \text{Clko}) / (0.95 \text{Iu} \times \text{Clko}) = 0.9 / 0.95 = 0.947$$

So:

$$To = 0.947 \times Tu$$

Conclusion:

The optimized version executes faster — approximately **5.3% improvement** in performance.

Exercise 2: Register-Memory Addressing

Part 1: What Proportion of Load Instructions Should Be Removed?

Given:

- The clock cycle time increases by 5% due to the new addressing method.
- Instruction frequency from the reference table:

Load: 22.8%Store: 14.3%Add: 14.6%

o (Others not shown here)

Assumptions:

Execution time is affected by:

Execution Time ∝ Instruction Count × CPI × Clock Cycle Time

- CPI is unchanged.
- Only instruction count and clock time are influenced by the addressing change.

Let x be the portion of load instructions that get removed.

Then:

New Instruction Count =
$$(1 - x) \times$$
 Load Instructions + Other Instructions = $(1 - x) \times 0.228 + (1 - 0.228)$

The updated execution time becomes:

Execution Time Ratio =
$$1.05 \times [(1 - x) \times 0.228 + 0.772]$$

We want performance to stay the same, so set this ratio to 1:

$$1.05 \times (1 - 0.228x) = 1$$

 $1.05 - 0.2394x = 1$

0.2394x = 0.05 $x = 0.05 / 0.2394 \approx 0.2088$

Result:

Roughly **20.9% of the load instructions** must be eliminated to maintain performance after adopting the new addressing format.

Part 2: When Elimination Cannot Be Applied

Example Code:

LOAD R1, 0(R2) LOAD R3, 0(R4) ADD R5, R1, R3

Explanation:

- Here, two separate load instructions are used to fetch values into R1 and R3.
- These values are later added and stored in R5.

Problem:

- The optimization strategy assumes we can merge a LOAD and an ADD into one register-memory ADD.
- This is not feasible when different values need to be loaded from memory before the ADD can take place.