

SoundBox

Generated by Doxygen 1.8.4

Fri May 23 2014 14:27:09

Contents

1	README	1
2	Design Unit Index	3
2.1	Design Unit Hierarchy	3
3	Design Unit Index	5
3.1	Design Unit List	5
4	File Index	7
4.1	File List	7
5	Class Documentation	9
5.1	ADC_buffer Entity Reference	9
5.1.1	Detailed Description	10
5.2	ADC_TOP Entity Reference	10
5.2.1	Detailed Description	11
5.3	BCD_block Entity Reference	11
5.3.1	Detailed Description	12
5.4	Behavioral Architecture Reference	12
5.4.1	Detailed Description	13
5.4.2	Member Data Documentation	14
5.4.2.1	isnt_filter	14
5.5	Behavioral Architecture Reference	14
5.5.1	Detailed Description	14
5.6	Behavioral Architecture Reference	15
5.6.1	Detailed Description	15
5.7	behavioral Architecture Reference	15
5.7.1	Detailed Description	16
5.8	Behavioral Architecture Reference	16
5.8.1	Detailed Description	16
5.9	Behavioral Architecture Reference	16
5.9.1	Detailed Description	17
5.10	Behavioral Architecture Reference	17

5.10.1 Detailed Description	17
5.11 behavioral Architecture Reference	17
5.11.1 Member Function Documentation	18
5.11.1.1 dataOut	18
5.12 Behavioral Architecture Reference	18
5.12.1 Detailed Description	18
5.13 behavioral Architecture Reference	18
5.13.1 Detailed Description	19
5.13.2 Member Data Documentation	19
5.13.2.1 clk_divide	19
5.14 Behavioral Architecture Reference	19
5.14.1 Detailed Description	20
5.15 Behavioral Architecture Reference	20
5.15.1 Detailed Description	21
5.16 bin2bcd Entity Reference	21
5.16.1 Detailed Description	22
5.17 bounce_filter Entity Reference	22
5.17.1 Detailed Description	23
5.18 button_and_hex_wrapper Entity Reference	23
5.18.1 Detailed Description	24
5.19 button_control Entity Reference	24
5.20 clk_div_seven_seg Entity Reference	25
5.20.1 Detailed Description	26
5.21 clk_divide Entity Reference	26
5.21.1 Detailed Description	27
5.22 DAC_buffer Entity Reference	28
5.22.1 Detailed Description	29
5.23 DAC_SPI Entity Reference	29
5.23.1 Detailed Description	30
5.24 dacTop Entity Reference	30
5.24.1 Detailed Description	31
5.25 digitalfilter Entity Reference	31
5.25.1 Detailed Description	32
5.26 dummyapb Entity Reference	32
5.26.1 Detailed Description	33
5.27 RGB_diode_controller Entity Reference	34
5.27.1 Detailed Description	35
5.28 RTL Architecture Reference	35
5.28.1 Detailed Description	35
5.29 rtl Architecture Reference	35

5.29.1 Detailed Description	36
5.30 RTL Architecture Reference	36
5.30.1 Detailed Description	37
5.31 seven_seg_control Entity Reference	37
5.31.1 Detailed Description	38
6 File Documentation	39
6.1 ADC_buffer.vhd File Reference	39
6.1.1 Detailed Description	39
6.2 BCD_block.vhd File Reference	39
6.2.1 Detailed Description	39
6.3 bin2bcd.vhd File Reference	40
6.3.1 Detailed Description	40
6.4 bounce_filter.vhd File Reference	40
6.4.1 Detailed Description	40
6.5 Button_and_hex_wrapper.vhd File Reference	40
6.5.1 Detailed Description	40
6.6 button_control.vhd File Reference	41
6.6.1 Detailed Description	41
6.7 clk_div_seven_seg.vhd File Reference	41
6.7.1 Detailed Description	41
6.8 CLK_divide.vhd File Reference	41
6.8.1 Detailed Description	41
6.9 DAC_BUFFER.vhd File Reference	42
6.9.1 Detailed Description	42
6.10 DAC_SPI.vhd File Reference	42
6.10.1 Detailed Description	42
6.11 DACTOP.vhd File Reference	42
6.11.1 Detailed Description	42
6.12 digitalfilter.vhd File Reference	43
6.12.1 Detailed Description	43
6.13 dummyapb.vhd File Reference	43
6.13.1 Detailed Description	43
6.14 RGB_diode_controller.vhd File Reference	43
6.14.1 Detailed Description	43
6.15 seven_seg_control.vhd File Reference	44
6.15.1 Detailed Description	44
Index	45

Chapter 1

README

Chapter 2

Design Unit Index

2.1 Design Unit Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

ADC_TOP	10
digitalfilter	31
ADC_buffer	9
button_and_hex_wrapper	23
button_control	24
bounce_filter	22
seven_seg_control	37
bin2bcd	21
BCD_block	11
clk_div_seven_seg	25
RGB_diode_controller	34
dacTop	30
clk_divide	26
DAC_SPI	29
DAC_buffer	28
dummyapb	32

Chapter 3

Design Unit Index

3.1 Design Unit List

Here is a list of all design unit members with links to the Entities they belong to:

entity ADC_buffer	
This component buffers samples when buff_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will then read the values from the buffer by changing the address. The buffer will then instantly output the value on this address on the buffout port	9
entity ADC_TOP	
Use of standard logic arguments	10
entity BCD_block	
This module is used in the conversion of binary to binary coded decimals	11
architecture Behavioral	
Architecture of the ADC_TOP	12
architecture Behavioral	
Architecture of the bin2bcd component is a generic binary to binary coded decimal. It does this by using the BCD_block according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary_to_BCD/bin_to_bcd.html	14
architecture Behavioral	
Architecture of the clk_div_seven_seg	15
architecture behavioral	
Architecture of the clk_divider	15
architecture Behavioral	
Architecture of the ADC_buffer	16
architecture Behavioral	
Architecture of the bounce_filter	16
architecture Behavioral	
Architecture of the DAC_buffer	17
architecture behavioral	17
architecture Behavioral	
Architecture of the BCD_block	18
architecture behavioral	
Architecture of the DACTOP	18
architecture Behavioral	
Architecture of the digitalfilter	19
architecture Behavioral	
Architecture of the RGB_diode	20
entity bin2bcd	
This component calculates the binary coded decimal equivalent of a binary number. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check https://github.com/Jaxc/bin2bcd	21

entity bounce_filter	This component stabilized signals by waiting until a signal have been high or low for a set about of time	22
entity button_and_hex_wrapper	This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus	23
entity button_control	24
entity clk_div_seven_seg	This component takes the system clock divides it for Seven segment displays. This is done by implementing counters	25
entity clk_divide	This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter	26
entity DAC_buffer	This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high	28
entity DAC_SPI	The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high	29
entity dacTop	This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the compontnets and to throughput any signals to the next level in the hierarchy	30
entity digitalfilter	This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter than multiplies and accumulates once evey clock cycle until the calculations are done. When this happenes the calculated value is outputted and the finished port will be set	31
entity dummyapb	This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus	32
entity RGB_diode_controller	The RGB_control controls on of the onboard diodes. Depending on the input of the is_working the diode will either be green or red	34
architecture RTL	Architecture of the button_control	35
architecture rtl	Architecture of the Dummy_apb	35
architecture RTL	Architecture of the seven_seg_control	36
entity seven_seg_control	The seven segment dispay takes two 8 bit integers in and outputs these on an 8 digit seven segment display	37

Chapter 4

File Index

4.1 File List

Here is a list of all documented files with brief descriptions:

ADC_buffer.vhd	
A buffer for storing samples before they are ready by the softcore	39
BCD_block.vhd	
A 4bit BIN to BCD lookuptable	39
bin2bcd.vhd	
An almost generic binary to BCD	40
bounce_filter.vhd	
The bounce filter stabilizes a bouncing input	40
Button_and_hex_wrapper.vhd	
A wrapper to solve the interfacing between the APB bus and HID	40
button_control.vhd	
This module controls the current and selected number, using the input button	41
clk_div_seven_seg.vhd	
A clock divider for the seven segment display	41
CLK_divide.vhd	
A simple clock divider using counters	41
DAC_BUFFER.vhd	
A buffer for storing samples from the softcore before they are sent to the DAC	42
DAC_SPI.vhd	
A buffer for storing samples from the softcore before they are sent to the DAC	42
DACTOP.vhd	
A top file to instantiate the modules used to the DAC. The components instanciated in this file are the the clk_divide , DAC_SPI and the DAC_buffer	42
digitalfilter.vhd	
A buffer for storing samples before they are ready by the softcore	43
dummyapb.vhd	
A wrapper to solve the interfacing between the APB bus and the ADC_TOP and DACTOP . . .	43
RGB_diode_controller.vhd	
This unit controls the colour and strength of the RGB	43
seven_seg_control.vhd	
An output interface for the seven segment displays	44


Chapter 5

Class Documentation

5.1 ADC_buffer Entity Reference

This component buffers samples when buff_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will then read the values from the buffer by changing the address. The buffer will then instantly output the value on this address on the buffout port.

Inheritance diagram for ADC_buffer:



Entities

- [Behavioral](#) architecture
Architecture of the ADC buffer.

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.

Generics

- [bufferwidth](#) **integer** := 7
Generic indicating the width of the buffer address.

Ports

- **clk in STD_LOGIC**
clock for buffer registers.
- **rst in STD_LOGIC**
Global reset, active low.
- **buff_write in STD_LOGIC**
Controls when values are to be stored, also changes the buffer memory pointer.
- **Buffin in STD_LOGIC_VECTOR(15 downto 0)**
Input value to be stored.
- **Buffout out STD_LOGIC_VECTOR(15 downto 0)**
Output value from the current address slot.
- **Bufferfull out STD_LOGIC**
high for one clockcycle when the buffer is full, low otherwise. This is due to leon 3 only accepting interrupts being high for one clockcycle.
- **Addr in STD_LOGIC_VECTOR(bufferwidth - 1 downto 0)**
Address currently asked for.

5.1.1 Detailed Description

This component buffers samples when buff_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will then read the values from the buffer by changing the address. The buffer will then instantly output the value on this address on the buffout port.


The documentation for this class was generated from the following file:

- [ADC_buffer.vhd](#)

5.2 ADC_TOP Entity Reference

Use of standard logic arguments.

Inheritance diagram for ADC_TOP:



Entities

- **Behavioral** architecture
Architecture of the [ADC_TOP](#).

Libraries

- **IEEE**
This line outputs the value of the buffer of the current address to the out port.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard library.

Ports

- **CLK in STD_LOGIC**
This component is a wrapper for the ADC, a buffer and the components needed to complete the decimation. Its main functionality is to provide for internal connections between the componnets. Global clock running at 50 MHz.
- **CLK100 in STD_LOGIC**
A clock on 100MHz to let the filter have more taps.
- **RST in STD_LOGIC**
Global reset active low.
- **sampleclk in STD_LOGIC**
Sample enable running at ~44100 Hz.
- **vauxp3 in STD_LOGIC**
Positive analogue signal.
- **vauxn3 in STD_LOGIC**
Negative analogue signal.
- **addr in STD_LOGIC_vector(6 downto 0)**
Adress from the softcore.
- **buff_full out STD_LOGIC**
Signal indicating the buffer is full.
- **ADC_buff_write in STD_LOGIC**
Signal indicatig the buffer should be written.
- **ADC_buff_out out STD_LOGIC_VECTOR(15 downto 0)**
Sampled value after decimation.

5.2.1 Detailed Description

Use of standard logic arguments.


The documentation for this class was generated from the following file:

- ADC_TOP.vhd

5.3 BCD_block Entity Reference

This module is used in the coversion of binary to binary coded decimals.

Inheritance diagram for BCD_block:



Entities

- [Behavioral](#) architecture
Architecture of the [BCD_block](#).

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.

Ports

- [in_vector](#) in [STD_LOGIC_VECTOR](#)([3](#) downto [0](#))
Input binary vector.
- [out_vector](#) out [STD_LOGIC_VECTOR](#)([3](#) downto [0](#))
output BCD vector

5.3.1 Detailed Description

This module is used in the conversion of binary to binary coded decimals.

The documentation for this class was generated from the following file:

- [BCD_block.vhd](#)

5.4 Behavioral Architecture Reference

Architecture of the [ADC_TOP](#).

Processes

- [PROCESS_1](#)([CLK100](#) , [RST](#))

Components

- [digitalfilter](#)
Digital FIR filter.
- [ADC](#)
finished indicates the filter calculations are done
- [ADC_buffer](#)
Buffer for samples.

Signals

- **den_in** **STD_LOGIC**
Address indicates what address bufferout should be read from Signal for den_in in the XADC.
- **dwe_in** **std_logic**
Signal for the write enable in for the XADC.
- **di_in** **STD_LOGIC_VECTOR(15 downto 0)**
Signal for the input vector for the XADC.
- **daddr_in** **std_LOGIC_vector(6 downto 0)**
Address in registers.
- **inv_rst** **std_logic**
Inversed reset for XADC.
- **sampldvalue** **STD_LOGIC_VECTOR(15 downto 0)**
Sampled value from XADC.
- **busy** **STD_LOGIC**
Busy signal from XADC.
- **lastsampleclk** **STD_LOGIC**
The sampleclock delayed one CLK.
- **filterin** **STD_LOGIC_VECTOR(31 downto 0)**
The sampled value extended to 32 bits as input to the digital filter.
- **filterout** **STD_LOGIC_VECTOR(31 downto 0)**
The output of the digital filter and input of the buffer.

Attributes

- **SYN_BLACK_BOX_ADC** **BOOLEAN**
Signalling the ADC is busy sampling.
- **SYN_BLACK_BOX_ADC** **ADC :componentis****TRUE**
- **BLACK_BOX_PAD_PIN_ADC** **STRING**
- **BLACK_BOX_PAD_PIN_ADC** **ADC :componentis**" di_in [15 : 0] , daddr_in [6 : 0] , den_in , dwe_in , drdy_out , do_out [15 : 0] , dclk_in , reset_in , convst_in , vp_in , vn_in , vauxp3 , vauxn3 , user_temp_alarm_out , vccint_alarm_out , vccaux_alarm_out , ot_out , channel_out [4 : 0] , eoc_out , alarm_out , eos_out , busy_out "

Instantiations

- **isnt_filter** **digitalfilter**
Address for the XADC register is set to 0x13.
- **inst_adc** **adc**
Instantiation of the XADC.
- **inst_buffer** **ADC_buffer**

5.4.1 Detailed Description

Architecture of the **ADC_TOP**.

The architecture containing the main body of the component.

5.4.2 Member Data Documentation

5.4.2.1 isnt_filter digitalfilter [Instantiation]

Address for the XADC register is set to 0x13.

Input vector is set to 0 as we will never write to the XADC.

The documentation for this class was generated from the following file:

- ADC_TOP.vhd

5.5 Behavioral Architecture Reference

Achitecture of the `bin2bcd` component is a generic binary to binary coded decimal. It does this by using the `BCD_block` according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary-to_BCD/bin_to_bcd.html.

Components

- `BCD_block`

Constants

- `array_length integer := bits + integer(floor(real(bits)/real(4)))`

Types

- `array_type is array(0 to 5) of STD_LOGIC_VECTOR(array_length-1 downto 0)`

Signals

- `temp_vector array_Type`

Instantiations

- `inst_bcd BCD_block`
- `inst_bcd BCD_block`
- `inst_bcd BCD_block`

5.5.1 Detailed Description

Achitecture of the `bin2bcd` component is a generic binary to binary coded decimal. It does this by using the `BCD_block` according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary-to_BCD/bin_to_bcd.html.

The documentation for this class was generated from the following file:

- `bin2bcd.vhd`

5.6 Behavioral Architecture Reference

Architecture of the [clk_div_seven_seg](#).

Processes

- [PROCESS_4](#)([rstn](#) , [clk](#))

Signals

- [cnt](#) **integerrange 0 to 2**counterbits - 1**

5.6.1 Detailed Description

Architecture of the [clk_div_seven_seg](#).

This clock divider is need to make sure seven segments of the seven segment displays in the correct speed. To fast and numbers will "float" to its neighbours due to slow trancients, to slow and the numbers will appear as flashing instead of solid.

The documentation for this class was generated from the following file:

- [clk_div_seven_seg.vhd](#)

5.7 behavioral Architecture Reference

Achitecture of the [clk_divider](#).

Processes

- [PROCESS_5](#)([clk](#) , [rst](#))

When the system is reseted all values are set to 0.

Constants

- [cnt44kHz_max](#) **integer:=integer(round(real([systemclock](#))/real(([sampleclock](#) * [OSR](#)))))*[OSR](#) -**

*The cnt44kHz max calculates the number the counter has to reach to reset. The calculation is as follows- : \$round({systemclock}/{sampleclock*OSR})*ORS-1. The OSR is in the equation to make sure the rate between sample clock and OSR will be correct.*

Signals

- [cnt44kHz](#) **integerrange 0 to cnt44kHz_max**

Counter signal with the required range.

- [clk50MHzbuf](#) **STD_LOGIC**
- [clk25MHzbuf](#) **STD_LOGIC**
- [clk44kHzbuf](#) **STD_LOGIC**
- [clk705kHzbuf](#) **STD_LOGIC**

Buffered values of the clocks to be able to use their states for calculation.

5.7.1 Detailed Description

Architecture of the clk_divider.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

- [CLK_divide.vhd](#)

5.8 Behavioral Architecture Reference

Architecture of the ADC buffer.

Processes

- [PROCESS_0](#)([clk](#) , [rst](#))

The main process of the module. In this process handles the writing to the buffer. This process is dependant on the clock and the reset.

Types

- [Memory_array_type](#) is [array](#)([0](#) to [2**bufferwidth - 1](#)) of [STD_LOGIC_VECTOR](#)([15](#) downto [0](#))

The memory storage type. The type creates an array of a size of $2^{\text{bufferwidth}} \times 16$.

Signals

- [Memory_array](#) [Memory_array_type](#)

The actual memory storage element. This signal holds all of the stored elements.

- [lastwrite](#) [STD_LOGIC](#)

Lastwrite holds the last value of buff_write to be able to detect a rising edge without using the signal as a clock.

- [Write_index](#) [integer](#) [range 0 to 2**bufferwidth - 1](#)

Write_index is a signal to indicate where the next value in the buffer is to be written. When this happens the write_index is incremented by one. This makes the buffer write in a circular fashion.

5.8.1 Detailed Description

Architecture of the ADC buffer.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

- [ADC_buffer.vhd](#)

5.9 Behavioral Architecture Reference

Architecture of the [bounce_filter](#).

Processes

- [PROCESS_2](#)([rstn](#) , [clk](#))

Signals

- `cnt unsigned(counterbits - 1 downto 0)`
- `last_button_in std_logic`
- `button_out_buff STD_LOGIC`

5.9.1 Detailed Description

Architecture of the `bounce_filter`.

This component stabilizes an input signal using a counter. This counter can be set with the generic.

The documentation for this class was generated from the following file:

- `bounce_filter.vhd`

5.10 Behavioral Architecture Reference

Achitecture of the DAC buffer.

Processes

- `PROCESS_6(clk , rst)`

Types

- `Memory_array_type` is array(0 to 2 ** bufferwidth - 1) of STD_LOGIC_VECTOR(15 downto 0

Signals

- `Memory_array` `Memory_array_type`
- `lastread` `STD_LOGIC`
- `read_index` `integerrange 0 to 2 ** bufferwidth - 1`

5.10.1 Detailed Description

Achitecture of the DAC buffer.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

- `DAC_BUFFER.vhd`

5.11 behavioral Architecture Reference

Processes

- `dataOut(rstn , clk)`

Architecture of the `DAC_SPI`.

Signals

- [dataCounter](#) **integerrange 0 to 25**
- [counter](#) **integerrange 0 to 5**
- [configBits](#) **STD_LOGIC_VECTOR(7 downto 0)**
- [lastsampleclk](#) **STD_LOGIC**
- [data_buff](#) **STD_LOGIC_vector(15 downto 0)**
- [databuff](#) **STD_LOGIC_VECTOR(15 downto 0)**

5.11.1 Member Function Documentation

5.11.1.1 [dataOut\(rstn , clk \)](#) [Process]

Architecture of the [DAC_SPI](#).

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

- [DAC_SPI.vhd](#)

5.12 Behavioral Architecture Reference

Architecture of the [BCD_block](#).

5.12.1 Detailed Description

Architecture of the [BCD_block](#).

This component uses a lookup used in the conversion of binary to binary coded decimal. An input value above 9 is invalid and returns dont care.

The documentation for this class was generated from the following file:

- [BCD_block.vhd](#)

5.13 behavioral Architecture Reference

Architecture of the DACTOP.

Processes

- [PROCESS_7\(clk \)](#)

Components

- [clk_divide](#)
- [DAC_SPI](#)
- [DAC_buffer](#)

Signals

- DACin **std_logic_vector**(15 downto 0)
- sBuffOut **std_logic_vector**(15 downto 0)
- readBuffer **std_logic**
- clk25MHz **STD_LOGIC**
- lastreadbuffer **STD_LOGIC**
- trig **STD_LOGIC**
- nsynbuf **STD_LOGIC**
- dinbuf **STD_LOGIC**

Instantiations

- inst_clk_divider **clk_divide**
- inst_dac_spi **DAC_SPI**
- inst_dac_buffer **DAC_buffer**

5.13.1 Detailed Description

Architecture of the DACTOP.

The DACtops main purpose is to connect the different sub-blocks. It does also converts the samples from signed to unsigned during the transfer from the buffer.

5.13.2 Member Data Documentation

5.13.2.1 clk_divide [Component]

The clock divide components takes a clock and divides it in to: clock/2 clock/4 sample clock sample clock * Over-sampling rate

The documentation for this class was generated from the following files:

- DACTOP.vhd

5.14 Behavioral Architecture Reference

Architecture of the digitalfilter.

Processes

- PROCESS_8(reset , clk)

Constants

- FILTER_PARAMETERS parameter_array_type:=(x " 0041b1f5 ",x " 00462ce8 ",x " 00693e0c ",x " 00958f2e ",x " 00cbd646 ",x " 010c8add ",x " 0157b719 ",x " 01acf299 ",x " 020b3c83 ",x " 0270fe9f ",x " 02dbf43d ",x " 03492ca7 ",x " 03b4f47c ",x " 041af631 ",x " 047641dc ",x " 04c16e65 ",x " 04f69e6e ",x " 050fc1f9 ",x " 0506d3c5 ",x " 04d60dd4 ",x " 0477ff3a ",x " 03e81aa5 ",x " 0322e43a ",x " 0225ed51 ",x " 00f0a718 ",x " ff841059 ",x " fde34b3b ",x " fc13990e ",x " fa1c76b5 ",x " f807b848 ",x " f5e16719 ",x " f3b7b517 ",x " f19ab76c ",x " ef9c3525 ",x " edcf338b ",x " ec479930 ",x " eb199d89 ",x " ea5952f6 ",x " ea19f88c ",x " ea6d6b27 ",x " eb6387d1 ",x " ed099a31 ",x " ef69b5fa ",x " f28a5e48 ",x " f66df637 ",x " fb127d21 ",x " 00715beb ",x " 067f373a ",x " 0d2c0bab ",x " 1463500e ",x " 1c0c3948 ",x " 240a3bae "

```

",x " 2c3d832f ",x " 3483b0e0 ",x " 3cb88747 ",x " 44b6d486 ",x " 4c593e4d ",x " 537b3d7c ",x "
59f9f153 ",x " 5fb51708 ",x " 648fc927 ",x " 68714a0b ",x " 6b45a707 ",x " 6cfe3e28 ",x " 6d9218ce ",x "
6cfe3e28 ",x " 6b45a707 ",x " 68714a0b ",x " 648fc927 ",x " 5fb51708 ",x " 59f9f153 ",x " 537b3d7c ",x "
4c593e4d ",x " 44b6d486 ",x " 3cb88747 ",x " 3483b0e0 ",x " 2c3d832f ",x " 240a3bae ",x " 1c0c3948 ",x "
1463500e ",x " 0d2c0bab ",x " 067f373a ",x " 00715beb ",x " fb127d21 ",x " f66df637 ",x " f28a5e48 ",x "
ef69b5fa ",x " ed099a31 ",x " eb6387d1 ",x " ea6d6b27 ",x " ea19f88c ",x " ea5952f6 ",x " eb199d89 ",x "
ec479930 ",x " edcf338b ",x " ef9c3525 ",x " f19ab76c ",x " f3b7b517 ",x " f5e16719 ",x " f807b848 ",x "
fa1c76b5 ",x " fc13990e ",x " fde34b3b ",x " ff841059 ",x " 00f0a718 ",x " 0225ed51 ",x " 0322e43a ",x "
03e81aa5 ",x " 0477ff3a ",x " 04d60dd4 ",x " 0506d3c5 ",x " 050fc1f9 ",x " 04f69e6e ",x " 04c16e65 ",x "
047641dc ",x " 041af631 ",x " 03b4f47c ",x " 03492ca7 ",x " 02dbf43d ",x " 0270fe9f ",x " 020b3c83 ",x "
01acf299 ",x " 0157b719 ",x " 010c8add ",x " 00cbd646 ",x " 00958f2e ",x " 00693e0c ",x " 00462ce8
",x " 0041b1f5 ")

```

Types

- `signal_array_type` is array(0 to N - 1) of std_logic_vector(WIDTH - 1 downto 0)
- `multi_out` is array(0 to N - 1) of std_logic_vector(2 * WIDTH - 1 downto 0)
- `parameter_array_type` is array(0 to N - 1) of signed(WIDTH - 1 downto 0)

Signals

- `i` natural range 0 to N
- `last_start` std_logic
- `x_array` signal_array_type
- `y_array` std_logic_vector(2 * WIDTH - 1 downto 0)

5.14.1 Detailed Description

Architecture of the digitalfilter.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

- [digitalfilter.vhd](#)

5.15 Behavioral Architecture Reference

Architecture of the RGB_diode.

Processes

- `PROCESS_10`(`rstn` , `clk`)

Signals

- `diode_duty_counter` integerrange 0 to N
- `diode_enable` STD_LOGIC_vector(2 downto 0)

5.15.1 Detailed Description

Architecture of the RGB_diode.

The RGB_control changed the RGB diodes color depending on the state of the input is_working. Depending of the generic N the brightness of the diode can also be controlled as an N of 0 proved to bright


The documentation for this class was generated from the following file:

- [RGB_diode_controller.vhd](#)

5.16 bin2bcd Entity Reference

This component calculates the binary coded decimal equivalent of a binary number. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check <https://github.com/Jaxc/bin2bcd>.

Inheritance diagram for bin2bcd:



Entities

- [Behavioral](#) architecture

Architecture of the [bin2bcd](#) component is a generic binary to binary coded decimal. It does this by using the [BCD_block](#) according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary_to_BCD/bin_to_bcd.html.

Libraries

- [IEEE](#)

Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard logic arguments.

- [IEEE.NUMERIC_STD.all](#)

Use of standard numerical arguments.

- [IEEE.MATH_REAL.all](#)

Use of real math arguments to calculate generics.

Generics

- **bits integer** := 8
binary bit width

Ports

- **bin in** STD_LOGIC_VECTOR(**bits - 1** downto 0)
Binary input.
- **BCD out** STD_LOGIC_VECTOR(**bits * 2 - 1** downto 0)
BCD output.

5.16.1 Detailed Description

This component calculates the binary coded decimal equivalent of a binary number. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check <https://github.com/Jaxc/bin2bcd>.


The documentation for this class was generated from the following file:

- [bin2bcd.vhd](#)

5.17 bounce_filter Entity Reference

This component stabilized signals by waiting until a signal have been high or low for a set about of time.

Inheritance diagram for bounce_filter:



Entities

- **Behavioral** architecture
Architecture of the [bounce_filter](#).

Libraries

- **IEEE**
Use of standard library.

Use Clauses

- **IEEE.STD_LOGIC_1164.all**
Use of standard logic arguments.
- **IEEE.NUMERIC_STD.all**
Use of standard numerical arguments.

Generics

- **counterbits integer:= 8**

Counter bits controls how many bits the counter will count before it changes value.

Ports

- **Button_in in STD_LOGIC**

Button_in is the input to the filter.

- **clk in STD_LOGIC**

Clock for counter and registers.

- **rstn in STD_LOGIC**

Global reset, active low.

- **Button_out out STD_LOGIC**

Stabilized signal out.

5.17.1 Detailed Description

This component stabilized signals by waiting until a signal have been high or low for a set about of time.


The documentation for this class was generated from the following file:

- [bounce_filter.vhd](#)

5.18 button_and_hex_wrapper Entity Reference

This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus.

Inheritance diagram for button_and_hex_wrapper:



Entities

- **rtl architecture**

Architecture of the Dummy_apb.

Libraries

- **IEEE**

Use of standard library.

- **gllib**

use of the GRLIB

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [griib.amba.all](#)
Use of the AMBA bus signals and constants.
- [griib.stdlib.all](#)
Use of standard GRLIB signals and constants.
- [griib.devices.all](#)
use of GRLIB devices signals and constants

Generics

- [pindex](#) **integer** := 0
- [paddr](#) **integer** := 0
- [pmask](#) **integer** := 16#002#

Ports

- [rstn](#) **in** **std_ulogic**
- [clk](#) **in** **std_ulogic**
- [apbi](#) **in** **apb_slv_in_type**
- [apbo](#) **out** **apb_slv_out_type**
- [Buttons_in](#) **in** **STD_LOGIC_VECTOR**(4 **downto** 0)
- [seven_seg_out](#) **out** **STD_LOGIC_VECTOR**(6 **downto** 0)
- [seven_seg_sel](#) **out** **STD_LOGIC_VECTOR**(7 **downto** 0)
- [diode_out](#) **out** **STD_LOGIC_vector**

5.18.1 Detailed Description


This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus.

The documentation for this class was generated from the following file:

- [Button_and_hex_wrapper.vhd](#)

5.19 button_control Entity Reference

Inheritance diagram for button_control:



Entities

- [RTL](#) architecture
Architecture of the [button_control](#).

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.

Ports

- **clk in STD_LOGIC**
Clock in for registers.
- **rstn in STD_LOGIC**
Global reset, active low.
- **buttons_in in STD_LOGIC_VECTOR(4 downto 0)**
Buttons in.
- **current_preset out STD_LOGIC_VECTOR(7 downto 0)**
Current value out.
- **selected_preset out STD_LOGIC_VECTOR(7 downto 0)**
Selected value out.
- **read_interrupt out STD_LOGIC**
Interrupt indicating a read from flash is to be done.
- **write_interrupt out STD_LOGIC**
Interrupt indicating a write to flash is to be done.


The documentation for this class was generated from the following file:

- [button_control.vhd](#)

5.20 clk_div_seven_seg Entity Reference

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.

Inheritance diagram for clk_div_seven_seg:



Entities

- [Behavioral](#) architecture
Architecture of the [clk_div_seven_seg](#).

Libraries

- [IEEE](#)

Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard logic arguments.

- [IEEE.NUMERIC_STD.all](#)

Use of standard numerical arguments.

Generics

- [counterbits](#) **integer** := 17

A generic for setting the bits of the counter.

Ports

- [clk](#) **in** **STD_LOGIC**

Clock for counter and registers.

- [rstn](#) **in** **STD_LOGIC**

Global reset, active low.

- [slow_clk](#) **out** **STD_LOGIC**

The output slower clock.

5.20.1 Detailed Description

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.


The documentation for this class was generated from the following file:

- [clk_div_seven_seg.vhd](#)

5.21 clk_divide Entity Reference

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.

Inheritance diagram for clk_divide:



Entities

- [behavioral](#) architecture
Achitecture of the clk_divider.

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.
- [IEEE.MATH_REAL.all](#)
Use of real math arguments to calculate generic divisions.

Generics

- [systemclock](#) **integer**:= 10000000
Generic setting the system clock speed.
- [sampleclock](#) **integer**:= 44100
Generic describing the intended sampling frequency.
- [OSR](#) **integer**:= 16
Generic describing the Over Samplig Ratio.

Ports

- [rst](#) **in** **STD_LOGIC**
Global reset, active low.
- [clk](#) **in** **STD_LOGIC**
Clock in, in our case the 100MHz clock to improve the accuracy of the sampleclock.
- [clk50MHz](#) **out** **STD_LOGIC**
Clock out at half of the input clock fequency.
- [clk25MHz](#) **out** **STD_LOGIC**
Clock out at a fourth of the input clock frequency.
- [clk705kHz](#) **out** **STD_LOGIC**
*Clock out at the over sampling rate (sampling rate * OSR)*
- [clk44kHz](#) **out** **STD_LOGIC**
Clock out at the sampling frequency.

5.21.1 Detailed Description

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.


The documentation for this class was generated from the following file:

- [CLK_divide.vhd](#)

5.22 DAC_buffer Entity Reference

This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.

Inheritance diagram for DAC_buffer:



Entities

- [Behavioral](#) architecture
Achitecture of the DAC buffer.

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.

Generics

- [bufferwidth](#) **integer** := 7
Generic indicating the width of the buffer address.

Ports

- [clk](#) **in** **STD_LOGIC**
Generic indicating the width of the buffer address.
- [rst](#) **in** **STD_LOGIC**
Global reset, active low.
- [buffRead](#) **in** **STD_LOGIC**
signal to change the read value from the buffer
- [indexReset](#) **in** **STD_LOGIC**
Controls when values are to be stored.
- [buffWrite](#) **in** **STD_LOGIC**
controls when to change the output value
- [buffIn](#) **in** **STD_LOGIC_VECTOR**(15 downto 0)
Input value to be stored.
- [buffOut](#) **out** **STD_LOGIC_VECTOR**(15 downto 0)

Output value from the memory.

- `addr` in **STD_LOGIC_VECTOR**(`bufferwidth - 1 downto 0`)

Address currently written to.

5.22.1 Detailed Description

This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.


The documentation for this class was generated from the following file:

- [DAC_BUFFER.vhd](#)

5.23 DAC_SPI Entity Reference

The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.

Inheritance diagram for DAC_SPI:



Entities

- [behavioral](#) architecture

Libraries

- [IEEE](#)

Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard logic arguments.

Ports

- `rstn` in **STD_LOGIC**

Global reset active low.

- `clk` in **STD_LOGIC**

Clock in, in this case the 25 MHz SPI clock.

- `data` in **STD_LOGIC_VECTOR**(`15 downto 0`)

Data vector containing the parallell sample.

- `sampleclk` in **STD_LOGIC**

The sampleclock indicating a new sample is avaiable, this triggers a new transmission.

- [din](#) out **std_logic**

din is the serial connected to the DAC IC

- [nSync](#) out **STD_LOGIC**

nsync is the chip select for the DAC IC

5.23.1 Detailed Description

The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.


The documentation for this class was generated from the following file:

- [DAC_SPI.vhd](#)

5.24 dacTop Entity Reference

This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the compontnets and to throughput any signals to the next level in the hierarchy.

Inheritance diagram for dacTop:



Entities

- [behavioral](#) architecture

Architecture of the DACTOP.

Libraries

- [IEEE](#)

Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard logic arguments.

Ports

- [rstn](#) in **STD_LOGIC**

Global reset, active low.

- [clk](#) in **STD_LOGIC**

Global clock running on 100 MHz to provide maximum accuracy for the sampling clock.

- [clk50MHz](#) in **STD_LOGIC**

Global LEON clock running at 50 MHz for everything else.

- **data in STD_LOGIC_VECTOR(15 downto 0)**

Data in from the softcore output.

- **addr in STD_LOGIC_VECTOR(6 downto 0)**

Address from the softcore.

- **write in STD_LOGIC**

Signal indicating the buffers to read values.

- **sampleclk out STD_LOGIC**

The sampleclock running at 705.6 kHz, used by ADC for oversampling.

- **sampleclk44khz out STD_LOGIC**

A sampleclock indicating a new sample were to be read to/from buffers.

- **sclk out STD_LOGIC**

A clock for the offchip DAC chip.

- **din out std_logic**

The output sample in serial to the offchip DAC.

- **nSync out STD_LOGIC**

The output sync to the offchip DAC.

- **index_reset in STD_logic**

A signal to reset the memory counter.

5.24.1 Detailed Description

This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy.


The documentation for this class was generated from the following file:

- [DACTOP.vhd](#)

5.25 digitalfilter Entity Reference

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter then multiplies and accumulates once every clock cycle until the calculations are done. When this happens the calculated value is outputted and the finished port will be set.

Inheritance diagram for digitalfilter:



Entities

- [Behavioral](#) architecture

Architecture of the digitalfilter.

Libraries

- [IEEE](#)

Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)

Use of standard logic arguments.

- [IEEE.NUMERIC_STD.all](#)

Use of standard numerical arguments.

Generics

- **WIDTH INTEGER:= 8**

Width decides the bitwidth of the filter.

- **N INTEGER:= 4**

N decides the number of taps of the filter.

Ports

- **reset in STD_LOGIC**

reset, active low

- **start in STD_LOGIC**

start indicates a new value is available, starting the calculations in the filter

- **clk in STD_LOGIC**

clock for the filter operations

- **x in STD_LOGIC_VECTOR(WIDTH - 1 downto 0)**

x is the input of the filter

- **y out STD_LOGIC_VECTOR(31 downto 0)**

y is the output of the filter

- **finished out STD_LOGIC**

finished indicates the filter calculations are done

5.25.1 Detailed Description

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter then multiplies and accumulates once every clock cycle until the calculations are done. When this happens the calculated value is outputted and the finished port will be set.

The documentation for this class was generated from the following file:

- [digitalfilter.vhd](#)

5.26 dummyapb Entity Reference

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.

Libraries

- [IEEE](#)
Use of standard library.
- [gllib](#)
use of the GRLIB

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [gllib.amba.all](#)
Use of the AMBA bus signals and constants.
- [gllib.stdlib.all](#)
Use of standard GRLIB signals and constants.
- [gllib.devices.all](#)
use of GRLIB devices signals and constants

Generics

- [pindex](#) **integer** := 0
- [paddr](#) **integer** := 0
- [pmask](#) **integer** := 16#fff#

Ports

- [rstn](#) **in** **std_ulogic**
- [clk](#) **in** **std_ulogic**
- [clk100](#) **in** **std_ulogic**
- [vauxp3](#) **in** **STD_LOGIC**
- [vauxn3](#) **in** **STD_LOGIC**
- [apbi](#) **in** **apb_slv_in_type**
- [apbo](#) **out** **apb_slv_out_type**
- [pwmout](#) **out** **std_logic**
- [Debugvector](#) **out** **STD_LOGIC_VECTOR**(7 downto 0)
- [led](#) **out** **std_logic_vector**(15 downto 4)
- [spiSclk](#) **out** **std_logic**
- [spiDin](#) **out** **std_logic**
- [spiNsync](#) **out** **std_logic**

5.26.1 Detailed Description

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.


The documentation for this class was generated from the following file:

- [dummyapb.vhd](#)

5.27 RGB_diode_controller Entity Reference

The RGB_control controls on of the onboard diodes. Depending on the input of the is_working the diode will either be green or red.

Inheritance diagram for RGB_diode_controller:



Entities

- [Behavioral](#) architecture
Architecture of the RGB_diode.

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.

Generics

- [N integer:= 1](#)
Generic to decide the duty cycle of the diode. Duty cycle = 1/(N+1)

Ports

- [clk in STD_LOGIC](#)
Clock in for calculation of duty cycle.
- [rstn in STD_LOGIC](#)
Global reset, active low.
- [diode_out out STD_LOGIC_VECTOR\(2 downto 0 \)](#)
diode_out is a vector containing the state of the red, green and blue diode
- [is_working in STD_LOGIC](#)
is_working decides if the diode is to be green or red.

5.27.1 Detailed Description

The RGB_control controls on of the onboard diodes. Depending on the input of the is_working the diode will either be green or red.

The documentation for this class was generated from the following file:

- [RGB_diode_controller.vhd](#)

5.28 RTL Architecture Reference

Architecture of the [button_control](#).

Processes

- [PROCESS_3](#)([rstdn](#) , [clk](#))

Components

- [bounce_filter](#)

Signals

- [current_counter](#) **unsigned**(7 downto 0)
- [selected_counter](#) **unsigned**(7 downto 0)
- [stable_buttons](#) **STD_LOGIC_VECTOR**(4 downto 0)

Instantiations

- [bounce_fix](#) [bounce_filter](#)

5.28.1 Detailed Description

Architecture of the [button_control](#).

The button control takes the inputs from the buttons and stabilizes them with the [bounce_filter](#). Then, depending on what button differnt commands are done. If the left or right button is pushed the current counter is incremented or decremented by one. If the middle button is pushed the current value is copied to the selected value and a read interrupt is sent. If the down button is pushed the current value is copied to the selected value and write interrupt is sent. If the up button is pressed nothing happens.

The documentation for this class was generated from the following files:

- [button_control.vhd](#)

5.29 rtl Architecture Reference

Architecture of the Dummy_apb.

Processes

- [regs](#)([clk](#) , [rstdn](#))

Components

- [ila_2](#)
- [button_control](#)
- [seven_seg_control](#)
- [RGB_diode_controller](#)

Constants

- `pconfig apb_config_type := (0 => ahb_device_reg(VENDOR_GROUP, OWN_BTN, 0, 0, 0), 1 => apb_iobar(paddr, pmask))`

Signals

- `current_preset STD_LOGIC_VECTOR(7 downto 0)`
- `selected_preset STD_LOGIC_VECTOR(7 downto 0)`
- `irq_read STD_LOGIC`
- `irq_write STD_LOGIC`
- `read_interrupt STD_LOGIC`
- `write_interrupt STD_LOGIC`
- `is_working STD_LOGIC`

Attributes

- `SYN_BLACK_BOX BOOLEAN`
- `SYN_BLACK_BOX ila_2:component is TRUE`
- `BLACK_BOX_PAD_PIN STRING`
- `BLACK_BOX_PAD_PIN ila_2:component is " clk , probe0 [0 : 0] , probe1 [0 : 0] "`

Instantiations

- `your_instance_name ila_2`
- `inst_button button_control`
- `inst_seven_seg seven_seg_control`
- `inst_rgb_diode_controller RGB_diode_controller`
- `bootmsg report_version`

5.29.1 Detailed Description

Architecture of the Dummy_apb.

The Dummy APB creates an interface between the APB and the HID. This is done in the simplest way possible. A read from any adress to this module will result in the 8 LSB beeing the selected preset. A write to any adress will result in the RGB diode getting a command to either show green or red depending on the value of the LSB.

The documentation for this class was generated from the following files:

- [Button_and_hex_wrapper.vhd](#)

5.30 RTL Architecture Reference

Architecture of the [seven_seg_control](#).

Processes

- [PROCESS_11](#)([rstdn](#) , [clk](#))

Components

- [clk_div_seven_seg](#)
- [bin2bcd](#)

Types

- [number_matrix_type](#) is array([0 to 7](#)) of [STD_LOGIC_VECTOR](#)([6](#) downto [0](#))
- [value_array](#) is array([0 to 7](#)) of [STD_LOGIC_VECTOR](#)([3](#) downto [0](#))

Signals

- [cnt_hex_display](#) [integerrange 0 to 7](#)
- [slow_clk](#) [STD_LOGIC](#)
- [value_vector](#) [STD_LOGIC_VECTOR](#)([31](#) downto [0](#))
- [current_number](#) [integerrange 0 to 9](#)
- [test2](#) [STD_LOGIC_VECTOR](#)([3](#) downto [0](#))

Instantiations

- [bin_2_bcd_inst_current](#) [bin2bcd](#)
- [bin_2_bcd_inst_selected](#) [bin2bcd](#)
- [clk_div](#) [clk_div_seven_seg](#)

5.30.1 Detailed Description

Architecture of the [seven_seg_control](#).

The [seven_seg_control](#) controls the output of the seven segment displays. To do this the module uses [clk_div_seven_seg](#) to divide the clock to a suitable speed to the [seven_seg_sel](#) to switch. This module also uses [bin2bcd](#) to convert the numbers from binary to BCD. The BCD is then converted to seven segment numbers and outputted on the [seven_seg_out](#).


The documentation for this class was generated from the following files:

- [seven_seg_control.vhd](#)

5.31 seven_seg_control Entity Reference

The seven segment display takes two 8 bit integers in and outputs these on an 8 digit seven segment display.

Inheritance diagram for [seven_seg_control](#):



Entities

- [RTL](#) architecture
Architecture of the [seven_seg_control](#).

Libraries

- [IEEE](#)
Use of standard library.

Use Clauses

- [IEEE.STD_LOGIC_1164.all](#)
Use of standard logic arguments.
- [IEEE.NUMERIC_STD.all](#)
Use of standard numerical arguments.

Ports

- **clk in STD_LOGIC**
Input clock for registers and the clock divider.
- **rstn in STD_LOGIC**
Global reset, active low.
- **current_preset in STD_LOGIC_VECTOR(7 downto 0)**
Current_preset marks the preset to be selected.
- **selected_preset in STD_LOGIC_VECTOR(7 downto 0)**
Selected_preset marks the current selected preset.
- **seven_seg_out out STD_LOGIC_VECTOR(6 downto 0)**
Seven_sel_out marks the seven segment display of the current selected seven segment display segment.
- **seven_seg_sel out STD_LOGIC_VECTOR(7 downto 0)**
Seven_seg_sel marks the current selected seven segment display.

5.31.1 Detailed Description

The seven segment display takes two 8 bit integers in and outputs these on an 8 digit seven segment display.

The documentation for this class was generated from the following file:

- [seven_seg_control.vhd](#)

Chapter 6

File Documentation

6.1 ADC_buffer.vhd File Reference

A buffer for storing samples before they are ready by the softcore.

Entities

- [ADC_buffer](#) entity

This component buffers samples when buff_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will then read the values from the buffer by changing the address. The buffer will then instantly output the value on this address on the buffout port.

- [Behavioral](#) architecture

Architecture of the ADC buffer.

6.1.1 Detailed Description

A buffer for storing samples before they are ready by the softcore.

6.2 BCD_block.vhd File Reference

A 4bit BIN to BCD lookup table.

Entities

- [BCD_block](#) entity

This module is used in the conversion of binary to binary coded decimals.

- [Behavioral](#) architecture

Architecture of the [BCD_block](#).

6.2.1 Detailed Description

A 4bit BIN to BCD lookup table.

6.3 bin2bcd.vhd File Reference

An almost generic binary to BCD.

Entities

- [bin2bcd](#) entity

This component calculates the binary coded decimal equivalent of a binary number. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check <https://github.com/Jaxc/bin2bcd>.

- [Behavioral](#) architecture

Architecture of the [bin2bcd](#) component is a generic binary to binary coded decimal. It does this by using the [BCD_block](#) according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary-to_BCD/bin_to_bcd.html.

6.3.1 Detailed Description

An almost generic binary to BCD.

6.4 bounce_filter.vhd File Reference

The bounce filter stabilizes a bouncing input.

Entities

- [bounce_filter](#) entity

This component stabilized signals by waiting until a signal have been high or low for a set about of time.

- [Behavioral](#) architecture

Architecture of the [bounce_filter](#).

6.4.1 Detailed Description

The bounce filter stabilizes a bouncing input.

6.5 Button_and_hex_wrapper.vhd File Reference

A wrapper to solve the interfacing between the APB bus and HID.

Entities

- [button_and_hex_wrapper](#) entity

This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus.

- [rtl](#) architecture

Architecture of the [Dummy_apb](#).

6.5.1 Detailed Description

A wrapper to solve the interfacing between the APB bus and HID.

6.6 button_control.vhd File Reference

This module controls the current and selected number, using the input button.

Entities

- [button_control](#) entity
- [RTL](#) architecture

Architecture of the [button_control](#).

6.6.1 Detailed Description

This module controls the current and selected number, using the input button.

6.7 clk_div_seven_seg.vhd File Reference

A clock divider for the seven segment display.

Entities

- [clk_div_seven_seg](#) entity

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.

- [Behavioral](#) architecture

Architecture of the [clk_div_seven_seg](#).

6.7.1 Detailed Description

A clock divider for the seven segment display.

6.8 CLK_divide.vhd File Reference

A simple clock divider using counters.

Entities

- [clk_divide](#) entity

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.

- [behavioral](#) architecture

Achitecture of the [clk_divider](#).

6.8.1 Detailed Description

A simple clock divider using counters.

6.9 DAC_BUFFER.vhd File Reference

A buffer for storing samples from the softcore before they are sent to the DAC.

Entities

- [DAC_buffer](#) entity
This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.
- [Behavioral](#) architecture
Achitecture of the DAC buffer.

6.9.1 Detailed Description

A buffer for storing samples from the softcore before they are sent to the DAC.

6.10 DAC_SPI.vhd File Reference

A buffer for storing samples from the softcore before they are sent to the DAC.

Entities

- [DAC_SPI](#) entity
The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.
- [behavioral](#) architecture

6.10.1 Detailed Description

A buffer for storing samples from the softcore before they are sent to the DAC.

6.11 DACTOP.vhd File Reference

A top file to instantiate the modules used to the DAC. The components instanciated in this file are the the [clk_divide](#), [DAC_SPI](#) and the [DAC_buffer](#).

Entities

- [dacTop](#) entity
This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the compontnets and to throughput any signals to the next level in the hierarchy.
- [behavioral](#) architecture
Architecture of the DACTOP.

6.11.1 Detailed Description

A top file to instantiate the modules used to the DAC. The components instanciated in this file are the the [clk_divide](#), [DAC_SPI](#) and the [DAC_buffer](#).

6.12 digitalfilter.vhd File Reference

A buffer for storing samples before they are ready by the softcore.

Entities

- [digitalfilter](#) entity

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter then multiplies and accumulates once every clock cycle until the calculations are done. When this happens the calculated value is outputted and the finished port will be set.

- [Behavioral](#) architecture

Architecture of the digitalfilter.

6.12.1 Detailed Description

A buffer for storing samples before they are ready by the softcore.

6.13 dummyapb.vhd File Reference

A wrapper to solve the interfacing between the APB bus and the [ADC_TOP](#) and DACTOP.

Entities

- [dummyapb](#) entity

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.

6.13.1 Detailed Description

A wrapper to solve the interfacing between the APB bus and the [ADC_TOP](#) and DACTOP.

6.14 RGB_diode_controller.vhd File Reference

This unit controls the colour and strength of the RGB.

Entities

- [RGB_diode_controller](#) entity

The RGB_control controls on of the onboard diodes. Depending on the input of the is_working the diode will either be green or red.

- [Behavioral](#) architecture

Architecture of the RGB_diode.

6.14.1 Detailed Description

This unit controls the colour and strength of the RGB.

6.15 seven_seg_control.vhd File Reference

An output interface for the seven segment displays.

Entities

- [seven_seg_control](#) entity

The seven segment display takes two 8 bit integers in and outputs these on an 8 digit seven segment display.

- [RTL](#) architecture

Architecture of the [seven_seg_control](#).

6.15.1 Detailed Description

An output interface for the seven segment displays.

Index

- ADC_TOP, [10](#)
- ADC_TOP::Behavioral
 - isnt_filter, [14](#)
- ADC_buffer, [9](#)
- ADC_buffer.vhd, [39](#)

- BCD_block, [11](#)
- BCD_block.vhd, [39](#)
- Behavioral, [12](#), [14–20](#)
- behavioral, [15](#), [17](#), [18](#)
- bin2bcd, [21](#)
- bin2bcd.vhd, [40](#)
- bounce_filter, [22](#)
- bounce_filter.vhd, [40](#)
- button_and_hex_wrapper, [23](#)
- Button_and_hex_wrapper.vhd, [40](#)
- button_control, [24](#)
- button_control.vhd, [41](#)

- CLK_divide.vhd, [41](#)
- clk_div_seven_seg, [25](#)
- clk_div_seven_seg.vhd, [41](#)
- clk_divide, [26](#)
 - dacTop::behavioral, [19](#)

- DAC_BUFFER.vhd, [42](#)
- DAC_SPI, [29](#)
- DAC_SPI.vhd, [42](#)
- DAC_SPI::behavioral
 - dataOut, [18](#)
- DAC_buffer, [28](#)
- DACTOP.vhd, [42](#)
- dacTop, [30](#)
- dacTop::behavioral
 - clk_divide, [19](#)
- dataOut
 - DAC_SPI::behavioral, [18](#)
- digitalfilter, [31](#)
- digitalfilter.vhd, [43](#)
- dummyapb, [32](#)
- dummyapb.vhd, [43](#)

- isnt_filter
 - ADC_TOP::Behavioral, [14](#)

- RGB_diode_controller, [34](#)
- RGB_diode_controller.vhd, [43](#)
- RTL, [35](#), [36](#)
- rtl, [35](#)

- seven_seg_control, [37](#)
- seven_seg_control.vhd, [44](#)