## SoundBox

Generated by Doxygen 1.8.4

Fri May 23 2014 14:27:09

## **Contents**

1	REA	DME	1
2	Desi	gn Unit Index	3
	2.1	Design Unit Hierarchy	3
3	Desi	gn Unit Index	5
	3.1	Design Unit List	5
4	File I	Index	7
	4.1	File List	7
5	Clas	s Documentation	9
	5.1	ADC_buffer Entity Reference	9
		5.1.1 Detailed Description	10
	5.2	ADC_TOP Entity Reference	10
		5.2.1 Detailed Description	11
	5.3	BCD_block Entity Reference	11
		5.3.1 Detailed Description	12
	5.4	Behavioral Architecture Reference	12
		5.4.1 Detailed Description	13
		5.4.2 Member Data Documentation	14
		5.4.2.1 isnt_filter	14
	5.5	Behavioral Architecture Reference	14
		5.5.1 Detailed Description	14
	5.6	Behavioral Architecture Reference	15
		5.6.1 Detailed Description	15
	5.7	behavioral Architecture Reference	15
		5.7.1 Detailed Description	16
	5.8	Behavioral Architecture Reference	16
		5.8.1 Detailed Description	16
	5.9		16
		5.9.1 Detailed Description	17
	5 10	Rehavioral Architecture Reference	17

iv CONTENTS

17
17
18
18
18
18
18
19
19
19
19
20
20
21
21
22
22
23
23
24
24
25
26
26
27
28
29
29
30
30
31
31
32
32
33
34
35
35
35
35

CONTENTS

		5.29.1 Detailed Description	36
	5.30	RTL Architecture Reference	36
		5.30.1 Detailed Description	37
	5.31	seven_seg_control Entity Reference	37
		5.31.1 Detailed Description	38
6	Eilo I	Documentation	39
0	6.1	ADC buffer.vhd File Reference	39
	0.1	6.1.1 Detailed Description	39
	6.2	BCD_block.vhd File Reference	39
	0.2		39
	0.0	and the second part of the secon	
	6.3	bin2bcd.vhd File Reference	40
	0.4	6.3.1 Detailed Description	40
	6.4	bounce_filter.vhd File Reference	40
		6.4.1 Detailed Description	40
	6.5	Button_and_hex_wrapper.vhd File Reference	40
		6.5.1 Detailed Description	40
	6.6	button_control.vhd File Reference	41
		6.6.1 Detailed Description	41
	6.7	clk_div_seven_seg.vhd File Reference	41
		6.7.1 Detailed Description	41
	6.8	CLK_divide.vhd File Reference	41
		6.8.1 Detailed Description	41
	6.9	DAC_BUFFER.vhd File Reference	42
		6.9.1 Detailed Description	42
	6.10	DAC_SPI.vhd File Reference	42
		6.10.1 Detailed Description	42
	6.11	DACTOP.vhd File Reference	42
		6.11.1 Detailed Description	42
	6.12	digitalfilter.vhd File Reference	43
		6.12.1 Detailed Description	43
	6.13	dummyapb.vhd File Reference	43
		6.13.1 Detailed Description	43
	6.14	RGB_diode_controller.vhd File Reference	43
		6.14.1 Detailed Description	43
	6.15	seven_seg_control.vhd File Reference	44
		6.15.1 Detailed Description	44

45

Index

# Chapter 1

# **README**

2 README

## Chapter 2

# **Design Unit Index**

## 2.1 Design Unit Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

ADC_TOP	. 10
digitalfilter	
ADC_buffer	9
button_and_hex_wrapper	. 23
button_control	24
bounce_filter	22
seven_seg_control	
bin2bcd	21
BCD_block	11
clk_div_seven_seg	25
RGB_diode_controller	34
dacTop	
clk_divide	26
DAC_SPI	
DAC_buffer	28
dummyaph	. 32

4 Design Unit Index

## **Chapter 3**

# **Design Unit Index**

## 3.1 Design Unit List

Here is a list of all design unit members with links to the Entities they belong to:

entity ADC_buffer	
This component buffers samples when buff_write goes from low to high, until the buffer is full.	
When this happens Buffer full is driven high for one clock cycle. The softcore will the read the	
values from the buffer by chaning the adress. The buffer will then instantly output the value on	
this address on the buffout port	9
entity ADC_TOP	
Use of standard logic arguments	10
entity BCD_block	
This module is used in the coversion of binary to binary coded decimals	-11
architecture Behavioral	
Architecture of the ADC_TOP	12
architecture Behavioral	
Achitechture of the bin2bcd component is a generic binary to binary coded decimal. It does	
this by using the BCD_block according to the method used in http://www.johnloomis	
org/ece314/notes/devices/binary_to_BCD/bin_to_bcd.html	14
architecture Behavioral	
Architecture of the clk_div_seven_seg	15
architecture behavioral	
Achitechture of the clk_divider	15
architecture Behavioral	
Achitechture of the ADC buffer	16
architecture Behavioral	
Architecture of the bounce_filter	16
architecture Behavioral	
Achitechture of the DAC buffer	17
architecture behavioral	17
architecture Behavioral	
Architecture of the BCD_block	18
architecture behavioral	
Architecture of the DACTOP	18
architecture Behavioral	
Architecture of the digitalfilter	19
architecture Behavioral	
Architecture of the RGB_diode	20
entity bin2bcd	
This component calculates the binary coded decimal equivelent of a binary number. This module	
is not completely generec yet but it is verified to work at the size used in the implementation. For	
<pre>updates check https://github.com/Jaxc/bin2bcd</pre>	21

6 Design Unit Index

entity bounce_filter	
This component stabilized signals by waiting until a signal have been high or low for a set about	
of time	22
entity button_and_hex_wrapper	
This component gathers all the sub-modules needed for HID. It also supplies an interface to the	
APB bus	23
entity button_control	24
entity clk_div_seven_seg	
This component takes the system clock divides it for Seven segment displays. This is done by	
implementing counters	25
entity clk_divide	
This component takes the system clock divides it for ADC/DAC components using lower clocks.	
This is done by implementing counters. When a certain counter reached a set number it will	
change the output and reset the counter	26
entity DAC_buffer	
This component buffers samples from the softcore at the current address when buffwrite is high.	
The buffer will then output the values on when the buffRead goes from low to high	28
entity DAC_SPI	
The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to	
be sent to the external DAC chip on the din port. The module also adds flag bits to this signal,	
aswell as a chip select signal called n_sync. The interface listens to the sample clock and only	
transmits a new message when this clock goes from low to high	29
entity dacTop	
This component is a wrapper for the parts needed for the digital to analog converter. Its main	
functionality is to provide for internal connections between the components and to throughput	
any signals to the next level in the hierarchy	30
entity digitalfilter	
This module implements a digital FIR filter. When the start port goes from low to high the filter	
will shift a storage vector and sample the current input value. The filter than multiplies and	
accumulates once evety clock cycle until the calculations are done. When this happenes the	
calculated value is outputted and the finished port will be set	31
entity dummyapb	
This component gathers all the sub-modules needed for communication with ADC and DAC. It	
also supplies an interface to the APB bus	32
entity RGB_diode_controller	
The RGB_control controls on of the onboard diodes. Depending on the input of the is_working	
the diode will either be green or red	34
architecture RTL	
Architecture of the button_control	35
architecture rtl	
Architecture of the Dummy_apb	35
architecture RTL	
Architecture of the seven_seg_control	36
entity seven_seg_control	
The seven segment dispay takes two 8 bit integers in and outputs these on an 8 digit seven	
segment display	37

# **Chapter 4**

## File Index

## 4.1 File List

Here is a list of all documented files with brief descriptions:

ADC_buffer.vhd	
A buffer for storing samples before they are ready by the softcore	39
BCD_block.vhd	
A 4bit BIN to BCD lookuptable	39
bin2bcd.vhd	
An almost generic binary to BCD	40
bounce_filter.vhd	
The bounce filter stabilizes a bouncing input	40
Button_and_hex_wrapper.vhd	
A wrapper to solve the inferfacing between the APB bus and HID	40
button_control.vhd	
This module controls the current and selected number, using the input button	41
clk_div_seven_seg.vhd	
A clock divider for the seven segment display	41
CLK_divide.vhd	
A simple clock divider using counters	41
DAC_BUFFER.vhd	
A buffer for storing samples from the softcore before they are sent to the DAC	42
DAC_SPI.vhd	
A buffer for storing samples from the softcore before they are sent to the DAC	42
DACTOP.vhd	
A top file to instantiate the modules used to the DAC. The components instanciated in this file	
are the the clk_divide, DAC_SPI and the DAC_buffer	42
digitalfilter.vhd	
A buffer for storing samples before they are ready by the softcore	43
dummyapb.vhd	
A wrapper to solve the inferfacing between the APB bus and the ADC_TOP and DACTOP	43
RGB_diode_controller.vhd	
This unit controls the colour and strength of the RGB	43
seven_seg_control.vhd	
An output interface for the seven segment displays	44

8 File Index

## **Chapter 5**

## **Class Documentation**

## 5.1 ADC\_buffer Entity Reference

This component buffers samples when buff\_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will the read the values from the buffer by chaning the address. The buffer will then instantly output the value on this address on the buffout port.

Inheritance diagram for ADC\_buffer:



#### **Entities**

· Behavioral architecture

Achitechture of the ADC buffer.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

## Generics

• bufferwidth integer:= 7

Generic indicating the width of the buffer address.

#### **Ports**

clk in STD\_LOGIC

clock for buffer registers.

rst in STD\_LOGIC

Global reset, active low.

· buff write in STD LOGIC

Controls when values are to be stored, also changes the buffer memory pointer.

• Buffin in STD\_LOGIC\_VECTOR( 15 downto 0 )

Input value to be stored.

Buffout out STD\_LOGIC\_VECTOR( 15 downto 0 )

Output value from the current address slot.

• Bufferfull out STD\_LOGIC

high for one clockcycle when the buffer is full, low otherwise. This is due to leon 3 only accepting interupts being high for one clockcycle.

• Addr in STD LOGIC VECTOR(bufferwidth - 1 downto 0)

Address currently asked for.

#### 5.1.1 Detailed Description

This component buffers samples when buff\_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will the read the values from the buffer by chaning the adress. The buffer will then instantly output the value on this address on the buffout port.

The documentation for this class was generated from the following file:

• ADC\_buffer.vhd

## 5.2 ADC\_TOP Entity Reference

Use of standard logic arguments.

Inheritance diagram for ADC\_TOP:



#### **Entities**

· Behavioral architecture

Architecture of the ADC\_TOP.

#### Libraries

• IEEE

This line outputs the value of the buffer of the current adress to the out port.

#### **Use Clauses**

IEEE.STD\_LOGIC\_1164.all

Use of standard library.

#### **Ports**

CLK in STD\_LOGIC

This component is a wrapper for the ADC, a buffer and the components needed to complete the decimation. Its main functionality is to provide for internal connections between the components. Global clock running at 50 MHz.

CLK100 in STD LOGIC

A clock on 100MHz to let the filter have more taps.

RST in STD LOGIC

Global reset active low.

sampleclk in STD\_LOGIC

Sample enable running at  $\sim$ 44100 Hz.

vauxp3 in STD\_LOGIC

Positive analogue signal.

vauxn3 in STD\_LOGIC

Negative analogue signal.

• addr in STD\_LOGIC\_vector( 6 downto 0 )

Adress from the softcore.

buff\_full out STD\_LOGIC

Signal indicating the buffer is full.

• ADC buff write in STD\_LOGIC

Signal indicatig the buffer should be written.

• ADC\_buff\_out out STD\_LOGIC\_VECTOR( 15 downto 0 )

Sampled value after decimation.

#### 5.2.1 Detailed Description

Use of standard logic arguments.


The documentation for this class was generated from the following file:

· ADC TOP.vhd

## 5.3 BCD\_block Entity Reference

This module is used in the coversion of binary to binary coded decimals.

Inheritance diagram for BCD\_block:



## **Entities**

· Behavioral architecture

Architecture of the BCD\_block.

#### Libraries

• IEEE

Use of standard library.

## **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

#### **Ports**

• in\_vector in STD\_LOGIC\_VECTOR( 3 downto 0)

Input binary vector.

• out\_vector out STD\_LOGIC\_VECTOR( 3 downto 0 )

output BCD vector

## 5.3.1 Detailed Description

This module is used in the coversion of binary to binary coded decimals.

The documentation for this class was generated from the following file:

• BCD\_block.vhd

## 5.4 Behavioral Architecture Reference

Architecture of the ADC\_TOP.

#### **Processes**

PROCESS\_1(CLK100, RST)

## Components

• digitalfilter

Digital FIR filter.

• ADC

finished indicates the filter calculations are done

• ADC\_buffer

Buffer for samples.

#### **Signals**

den\_in STD\_LOGIC

Address indicates what address bufferout should be read from Signal for den\_in in the XADC.

dwe\_in std\_logic

Signal for the write enable in for the XADC.

• di in STD LOGIC VECTOR( 15 downto 0 )

Signal for the input vector for the XADC.

daddr\_in std\_LOGIC\_vector(6 downto 0)

Address in registers.

inv rst std logic

Inversed reset for XADC.

• sampledvalue STD\_LOGIC\_VECTOR( 15 downto 0 )

Sampled value from XADC.

busy STD\_LOGIC

Busy signal from XADC.

• lastsampleclk STD\_LOGIC

The samplecloke delayed one CLK.

• filterin STD\_LOGIC\_VECTOR( 31 downto 0 )

The sampled value extended to 32 bits as input to the digital filter.

filterout STD\_LOGIC\_VECTOR(31 downto 0)

The output of the digital filter and input of the buffer.

#### **Attributes**

• SYN\_BLACK\_BOX\_ADC BOOLEAN

Signalling the ADC is busy sampling.

- SYN\_BLACK\_BOX\_ADC ADC :componentisTRUE
- BLACK\_BOX\_PAD\_PIN\_ADC STRING
- BLACK\_BOX\_PAD\_PIN\_ADC ADC :componentis" di\_in [ 15 : 0 ] , daddr\_in [ 6 : 0 ] , den\_in , dwe\_in , drdy\_out , do\_out [ 15 : 0 ] , dclk\_in , reset\_in , convst\_in , vp\_in , vn\_in , vauxp3 , vauxn3 , user\_temp\_alarm\_out , vccint\_alarm\_out , vccaux\_alarm\_out , ot\_out , channel\_out [ 4 : 0 ] , eoc\_out , alarm\_out , eos\_out , busy\_out "

#### Instantiations

• isnt\_filter digitalfilter

Address for the XADC register is set to 0x13.

• inst\_adc adc

Instantiation of the XADC.

· inst buffer ADC buffer

#### 5.4.1 Detailed Description

Architecture of the ADC\_TOP.

The architecture containing the main body of the component.

#### 5.4.2 Member Data Documentation

```
5.4.2.1 isnt_filter digitalfilter [Instantiation]
```

Address for the XADC register is set to 0x13.

Input vector is set to 0 as we will never write to the XADC.

The documentation for this class was generated from the following file:

ADC\_TOP.vhd

#### 5.5 Behavioral Architecture Reference

Achitechture of the bin2bcd component is a generic binary to binary coded decimal. It does this by using the BCD\_-block according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary\_to\_BCD/bin\_to\_bcd.html.

#### Components

• BCD\_block

#### **Constants**

array\_length integer:=bits +integer(floor(real(bits)/real(4)))

## **Types**

array\_typeisarray( 0 to 5 )ofSTD\_LOGIC\_VECTOR(array\_length- 1 downto 0 )

#### **Signals**

temp\_vector array\_Type

#### Instantiations

- inst\_bcd BCD\_block
- inst\_bcd BCD\_block
- inst\_bcd BCD\_block

#### 5.5.1 Detailed Description

Achitechture of the bin2bcd component is a generic binary to binary coded decimal. It does this by using the BCD\_-block according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary\_to\_BCD/bin\_to\_bcd.html.

The documentation for this class was generated from the following file:

· bin2bcd.vhd

#### 5.6 Behavioral Architecture Reference

Architecture of the clk div seven seg.

#### **Processes**

PROCESS\_4(rstn , clk )

#### **Signals**

• cnt integerrange 0 to 2 \*\*counterbits - 1

#### 5.6.1 Detailed Description

Architecture of the clk\_div\_seven\_seg.

This clock divider is need to make sure seven segments of the seven segment displays in the correct speed. To fast and numbers will "float" to its neighbours due to slow trancients, to slow and the numbers will appear as flashing instead of solid.

The documentation for this class was generated from the following file:

clk\_div\_seven\_seg.vhd

#### 5.7 behavioral Architecture Reference

Achitechture of the clk divider.

#### **Processes**

PROCESS\_5(clk, rst)

When the system is reseted all values are set to 0.

#### **Constants**

cnt44kHz\_max integer:=integer(round(real(systemclock)/real((sampleclock \*OSR))))\*OSR -

The cnt44kHz max calculates the number the counter has to reach to reset. The calculation is as follows: \$round({systemclock}{sampleclock\*OSR})\*ORS-1. The OSR is in the equation to make sure the rate between sample clock and OSR will be correct.

## **Signals**

cnt44kHz integerrange 0 tocnt44kHz\_max

Counter signal with the required range.

- clk50MHzbuf STD\_LOGIC
- clk25MHzbuf STD\_LOGIC
- clk44kHzbuf STD\_LOGIC
- clk705kHzbuf STD LOGIC

Buffered values of the clocks to be able to use their states for calculation.

## 5.7.1 Detailed Description

Achitechture of the clk\_divider.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

· CLK\_divide.vhd

#### 5.8 Behavioral Architecture Reference

Achitechture of the ADC buffer.

#### **Processes**

• PROCESS\_0(clk , rst )

The main process of the module. In this process handles the writing to the buffer. This process is dependant on the clock and the reset.

#### **Types**

Memory\_array\_typeisarray( 0 to 2 \*\*bufferwidth - 1 )ofSTD\_LOGIC\_VECTOR( 15 downto 0

The memory storage type. The type creates an array of a size of  $2^{\land}$  bufferwidth\*16.

#### **Signals**

• Memory\_array Memory\_array\_type

The actual memory storage element. This signal holds all of the stored elements.

lastwrite STD\_LOGIC

Lastwrite holds the last value of buff\_write to be able to detect a rising edge without using the signal as a clock.

Write index integerrange 0 to 2 \*\*bufferwidth - 1

Write\_index is a signal to indicate where the next value in the buffer is to be written. When this happens the write\_index is incremented by one. This makes the buffer write in a circulat fashion.

#### 5.8.1 Detailed Description

Achitechture of the ADC buffer.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

· ADC\_buffer.vhd

## 5.9 Behavioral Architecture Reference

Architecture of the bounce\_filter.

## **Processes**

PROCESS\_2(rstn , clk )

## **Signals**

- cnt unsigned(counterbits 1 downto 0)
- last\_button\_in std\_logic
- button\_out\_buff STD\_LOGIC

#### 5.9.1 Detailed Description

Architecture of the bounce\_filter.

This component stabilizes an input signal using a counter. This counter can be set with the generic.

The documentation for this class was generated from the following file:

· bounce filter.vhd

## 5.10 Behavioral Architecture Reference

Achitechture of the DAC buffer.

#### **Processes**

• PROCESS\_6( clk , rst )

#### **Types**

Memory\_array\_typeisarray( 0 to 2 \*\*bufferwidth - 1 )ofSTD\_LOGIC\_VECTOR( 15 downto 0

#### **Signals**

- Memory\_array Memory\_array\_type
- lastread STD\_LOGIC
- read\_index integerrange 0 to 2 \*\*bufferwidth 1

## 5.10.1 Detailed Description

Achitechture of the DAC buffer.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

• DAC\_BUFFER.vhd

## 5.11 behavioral Architecture Reference

#### **Processes**

dataOut( rstn , clk )
 Achitechture of the DAC\_SPI.

## **Signals**

- dataCounter integerrange 0 to 25
- counter integerrange 0 to 5
- configBits STD\_LOGIC\_VECTOR(7 downto 0)
- lastsampleclk STD\_LOGIC
- data\_buff STD\_LOGIC\_vector(15 downto 0)
- databuff STD\_LOGIC\_VECTOR( 15 downto 0 )

#### 5.11.1 Member Function Documentation

```
5.11.1.1 dataOut( rstn , clk ) [Process]
```

Achitechture of the DAC\_SPI.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

• DAC\_SPI.vhd

## 5.12 Behavioral Architecture Reference

Architecture of the BCD\_block.

#### 5.12.1 Detailed Description

Architecture of the BCD\_block.

This component uses a lookup used in the conversion of binary to binary coded decimal. An input value above 9 is invalid and returns dont care.

The documentation for this class was generated from the following file:

• BCD\_block.vhd

## 5.13 behavioral Architecture Reference

Architecture of the DACTOP.

#### **Processes**

• PROCESS\_7(clk)

## Components

- · clk divide
- DAC SPI
- DAC\_buffer

#### **Signals**

- DACin std\_logic\_vector(15 downto 0)
- sBuffOut std\_logic\_vector( 15 downto 0 )
- · readBuffer std logic
- clk25MHz STD LOGIC
- lastreadbuffer STD\_LOGIC
- trig STD LOGIC
- nsyncbuf STD\_LOGIC
- dinbuf STD\_LOGIC

#### Instantiations

- · inst clk divider clk divide
- inst dac spi DAC SPI
- inst\_dac\_buffer DAC\_buffer

#### 5.13.1 Detailed Description

Architecture of the DACTOP.

The DACtops main purpose is to connect the different sub-blocks. It does also converts the samples from signed to unsigned during the transfer from the buffer.

#### 5.13.2 Member Data Documentation

```
5.13.2.1 clk_divide [Component]
```

The clock divide components takes a clock and divides it in to:  $clock/2 \ clock/4 \ sample \ clock \ sample \ clock \ * Oversampling rate$ 

The documentation for this class was generated from the following files:

DACTOP.vhd

#### 5.14 Behavioral Architecture Reference

Architecture of the digitalfilter.

#### **Processes**

• PROCESS\_8( reset , clk )

#### **Constants**

```
• FILTER_PARAMETERS parameter_array_type:=(x " 0041b1f5 ",x " 00462ce8 ",x " 00693e0c ",x " 00958f2e ",x " 00cbd646 ",x " 010c8add ",x " 0157b719 ",x " 01acf299 ",x " 020b3c83 ",x " 0270fe9f ",x " 02dbf43d ",x " 03492ca7 ",x " 03b4f47c ",x " 041af631 ",x " 047641dc ",x " 04c16e65 ",x " 04f69e6e ",x " 050fc1f9 ",x " 050fc1f9 ",x " 0506d3c5 ",x " 04d60dd4 ",x " 0477ff3a ",x " 03e81aa5 ",x " 0322e43a ",x " 0225ed51 ",x " 00f0a718 ",x " ff841059 ",x " fde34b3b ",x " fc13990e ",x " fa1c76b5 ",x " f807b848 ",x " f5e16719 ",x " f3b7b517 ",x " f19ab76c ",x " ef9c3525 ",x " edcf338b ",x " ec479930 ",x " eb199d89 ",x " ea5952f6 ",x " ea19f88c ",x " ea6d6b27 ",x " eb6387d1 ",x " ed099a31 ",x " ef69b5fa ",x " f28a5e48 ",x " f66df637 ",x " fb127d21 ",x " 00715beb ",x " 067f373a ",x " 0d2c0bab ",x " 1463500e ",x " 1c0c3948 ",x " 240a3bae
```

```
",x " 2c3d832f ",x " 3483b0e0 ",x " 3cb88747 ",x " 44b6d486 ",x " 4c593e4d ",x " 537b3d7c ",x " 59f9f153 ",x " 5fb51708 ",x " 648fc927 ",x " 68714a0b ",x " 6b45a707 ",x " 6cfe3e28 ",x " 6d9218ce ",x " 6cfe3e28 ",x " 6b45a707 ",x " 68714a0b ",x " 648fc927 ",x " 5fb51708 ",x " 59f9f153 ",x " 537b3d7c ",x " 4c593e4d ",x " 44b6d486 ",x " 3cb88747 ",x " 3483b0e0 ",x " 2c3d832f ",x " 240a3bae ",x " 1c0c3948 ",x " 1463500e ",x " 0d2c0bab ",x " 067f373a ",x " 00715beb ",x " fb127d21 ",x " f66df637 ",x " f28a5e48 ",x " ef69b5fa ",x " ed099a31 ",x " eb6387d1 ",x " ea6d6b27 ",x " ea19f88c ",x " ea5952f6 ",x " eb199d89 ",x " ec479930 ",x " edcf338b ",x " ef9c3525 ",x " f19ab76c ",x " f3b7b517 ",x " f5e16719 ",x " f807b848 ",x " fa1c76b5 ",x " fc13990e ",x " fde34b3b ",x " ff841059 ",x " 00f0a718 ",x " 0225ed51 ",x " 0322e43a ",x " 03e81aa5 ",x " 0477ff3a ",x " 04d60dd4 ",x " 0506d3c5 ",x " 050fc1f9 ",x " 04f69e6e ",x " 04c16e65 ",x " 047641dc ",x " 041af631 ",x " 03b4f47c ",x " 03492ca7 ",x " 02dbf43d ",x " 0270fe9f ",x " 020b3c83 ",x " 01acf299 ",x " 0157b719 ",x " 010c8add ",x " 00cbd646 ",x " 00958f2e ",x " 00693e0c ",x " 00462ce8 ",x " 0041b1f5 ")
```

#### **Types**

```
    signal_array_typeisarray( 0 toN - 1 )ofstd_logic_vector(WIDTH - 1 downto 0 )
```

- multi\_outisarray( 0 toN 1 )ofstd\_logic\_vector( 2 \*WIDTH 1 downto 0
- parameter\_array\_typeisarray( 0 toN 1 )ofsigned(WIDTH 1 downto 0 )

#### **Signals**

- i naturalrange 0 toN
- last\_start std\_logic
- x array signal array type
- y\_array std\_logic\_vector( 2 \*WIDTH 1 downto 0 )

## 5.14.1 Detailed Description

Architecture of the digitalfilter.

The architecture containing the main body of the component.

The documentation for this class was generated from the following file:

· digitalfilter.vhd

## 5.15 Behavioral Architecture Reference

Architecture of the RGB diode.

#### **Processes**

• PROCESS 10(rstn,clk)

#### **Signals**

- diode\_duty\_counter integerrange 0 toN
- diode\_enable STD\_LOGIC\_vector( 2 downto 0 )

#### 5.15.1 Detailed Description

Architecture of the RGB\_diode.

The RGB\_control changed the RGB diodes color depending on the state of the input is\_working. Depending of the generic N the brightness of the diode can also be controlled as an N of 0 proved to bright


The documentation for this class was generated from the following file:

• RGB\_diode\_controller.vhd

## 5.16 bin2bcd Entity Reference

This component calculates the binary coded decimal equivelent of a binary number. This module is not completely generec yet but it is verified to work at the size used in the implementation. For updates check https-://github.com/Jaxc/bin2bcd.

Inheritance diagram for bin2bcd:



#### **Entities**

• Behavioral architecture

Achitechture of the bin2bcd component is a generic binary to binary coded decimal. It does this by using the BCD\_-block according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary\_to\_BCD/bin\_to\_bcd.html.

#### Libraries

• IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

• IEEE.MATH\_REAL.all

Use of real math arguments to calculate generics.

#### Generics

• bits integer:= 8

binary bit width

#### **Ports**

```
    bin in STD_LOGIC_VECTOR(bits - 1 downto 0)
        Binary input.
    BCD out STD_LOGIC_VECTOR(bits * 2 - 1 downto 0)
        BCD output.
```

## 5.16.1 Detailed Description


This component calculates the binary coded decimal equivelent of a binary number. This module is not completely generec yet but it is verified to work at the size used in the implementation. For updates check https-://github.com/Jaxc/bin2bcd.

The documentation for this class was generated from the following file:

· bin2bcd.vhd

## 5.17 bounce\_filter Entity Reference

This component stabilized signals by waiting until a signal have been high or low for a set about of time. Inheritance diagram for bounce\_filter:



#### **Entities**

• Behavioral architecture

Architecture of the bounce\_filter.

#### Libraries

IEEE

Use of standard library.

## **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### Generics

• counterbits integer:= 8

Counter bits controls how many bits the counter will count before it changes value.

#### **Ports**

• Button\_in in STD\_LOGIC

Button\_in is the input to the fitler.

clk in STD\_LOGIC

Clock for counter and registers.

rstn in STD LOGIC

Global reset, active low.

• Button\_out out STD\_LOGIC

Stabilized signal out.

#### 5.17.1 Detailed Description


This component stabilized signals by waiting until a signal have been high or low for a set about of time.

The documentation for this class was generated from the following file:

· bounce\_filter.vhd

## 5.18 button\_and\_hex\_wrapper Entity Reference

This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus. Inheritance diagram for button\_and\_hex\_wrapper:



#### **Entities**

rtl architecture

Architecture of the Dummy\_apb.

## Libraries

IEEE

Use of standard library.

• grlib

use of the GRLIB

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

· grlib.amba.all

Use of the AMBA bus signals and constants.

· grlib.stdlib.all

Use of standard GRLIB signals and constants.

· grlib.devices.all

use of GRLIB devices signals and constants

#### Generics

```
• pindex integer:= 0
```

- paddr integer:= 0
- pmask integer:= 16#002#

#### **Ports**

- · rstn in std\_ulogic
- · clk in std ulogic
- apbi in apb\_slv\_in\_type
- · apbo out apb\_slv\_out\_type
- Buttons\_in in STD\_LOGIC\_VECTOR( 4 downto 0 )
- seven\_seg\_out out STD\_LOGIC\_VECTOR( 6 downto 0 )
- seven\_seg\_sel out STD\_LOGIC\_VECTOR(7 downto 0)
- diode\_out out STD\_LOGIC\_vector

## 5.18.1 Detailed Description


This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus.

The documentation for this class was generated from the following file:

• Button\_and\_hex\_wrapper.vhd

## 5.19 button\_control Entity Reference

Inheritance diagram for button\_control:



#### **Entities**

• RTL architecture

Architecture of the button\_control.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD LOGIC 1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### **Ports**

clk in STD\_LOGIC

Clock in for registers.

rstn in STD\_LOGIC

Global reset, active low.

• buttons\_in in STD\_LOGIC\_VECTOR( 4 downto 0 )

Buttons in.

current\_preset out STD\_LOGIC\_VECTOR(7 downto 0)

Current value out.

• selected\_preset out STD\_LOGIC\_VECTOR( 7 downto 0 )

Selected value out.

· read interupt out STD\_LOGIC

Interupt indicating a read from flash is to be done.

write\_interupt out STD\_LOGIC

Interupt indicating a write to flash is to be done.


The documentation for this class was generated from the following file:

• button\_control.vhd

## 5.20 clk\_div\_seven\_seg Entity Reference

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.

Inheritance diagram for clk div seven seg:



#### **Entities**

· Behavioral architecture

Architecture of the clk\_div\_seven\_seg.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD LOGIC 1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### Generics

• counterbits integer:= 17

A generic for setting the bits of the counter.

#### **Ports**

clk in STD\_LOGIC

Clock for counter and registers.

rstn in STD LOGIC

Global reset, active low.

slow clk out STD\_LOGIC

The output slower clock.

#### 5.20.1 Detailed Description

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.

The documentation for this class was generated from the following file:

• clk\_div\_seven\_seg.vhd

## 5.21 clk\_divide Entity Reference

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.

Inheritance diagram for clk divide:



#### **Entities**

· behavioral architecture

Achitechture of the clk\_divider.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

IEEE.MATH\_REAL.all

Use of real math arguments to calculate generic divisions.

#### Generics

• systemclock integer:= 100000000

Generic setting the system clock speed.

sampleclock integer:= 44100

Generic describing the intended sampling frequency.

OSR integer:= 16

Generic describing the Over Samplig Ratio.

#### **Ports**

rst in STD LOGIC

Global reset, active low.

clk in STD LOGIC

Clock in, in our case the 100MHz clock to improve the accuracy of the sampleclock.

clk50MHz out STD LOGIC

Clock out at half of the imput clock fequency.

• clk25MHz out STD\_LOGIC

Clock out at a fourth of the imput clock frequency.

clk705kHz out STD\_LOGIC

Clock out at the over sampling rate (sampling rate \* OSR)

clk44kHz out STD\_LOGIC

Clock out at the sampling frequency.

#### 5.21.1 Detailed Description

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.

The documentation for this class was generated from the following file:

· CLK\_divide.vhd

## 5.22 DAC\_buffer Entity Reference

This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.

Inheritance diagram for DAC\_buffer:



#### **Entities**

· Behavioral architecture

Achitechture of the DAC buffer.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### Generics

• bufferwidth integer:= 7

Generic indicating the width of the buffer address.

#### **Ports**

· clk in STD LOGIC

Generic indicating the width of the buffer address.

rst in STD\_LOGIC

Global reset, active low.

• buffRead in STD\_LOGIC

signal to change the read value from the buffer

• indexReset in STD\_LOGIC

Controls when values are to be stored.

• buffWrite in STD\_LOGIC

controls when to change the output value

• buffln in STD\_LOGIC\_VECTOR( 15 downto 0 )

Input value to be stored.

• buffOut out STD\_LOGIC\_VECTOR( 15 downto 0 )

Output value from the memory.

addr in STD\_LOGIC\_VECTOR(bufferwidth - 1 downto 0)

Address currently written to.

#### 5.22.1 Detailed Description

This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.

The documentation for this class was generated from the following file:

• DAC BUFFER.vhd

## 5.23 DAC\_SPI Entity Reference

The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n\_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.

Inheritance diagram for DAC\_SPI:



#### **Entities**

· behavioral architecture

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

## **Ports**

rstn in STD\_LOGIC

Global reset active low.

clk in STD\_LOGIC

Clock in, in this case the 25 MHz SPI clock.

data in STD\_LOGIC\_VECTOR( 15 downto 0 )

Data vector containing the paralell sample.

· sampleclk in STD\_LOGIC

The sampleclock indicating a new sample is avaiable, this triggers a new transmission.

· din out std\_logic

din is the serial connected to the DAC IC

nSync out STD\_LOGIC

nsync is the chip select for the DAC IC

#### 5.23.1 Detailed Description

The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n\_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.


The documentation for this class was generated from the following file:

• DAC\_SPI.vhd

## 5.24 dacTop Entity Reference

This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy.

Inheritance diagram for dacTop:



#### **Entities**

• behavioral architecture

Architecture of the DACTOP.

#### Libraries

IEEE

Use of standard library.

## **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

#### **Ports**

rstn in STD\_LOGIC

Global reset, active low.

clk in STD LOGIC

Global clock running on 100 MHz to provide maximum accuracy for the sampling clock.

• clk50MHz in STD\_LOGIC

Global LEON clock running at 50 MHz for everything else.

data in STD\_LOGIC\_VECTOR( 15 downto 0 )

Data in from the softcore output.

addr in STD\_LOGIC\_VECTOR( 6 downto 0 )

Address from the softcore.

write in STD\_LOGIC

Signal indicating the buffers to read values.

sampleclk out STD LOGIC

The sampleclock running at 705.6 kHz, used by ADC for oversampling.

sampleclk44khz out STD LOGIC

A sampleclock indicating a new samle were to be read to/from buffers.

sclk out STD\_LOGIC

A clock for the offchip DAC chip.

· din out std\_logic

The output sample in serial to the offchip DAC.

nSync out STD\_LOGIC

The output sync to the offchip DAC.

index\_reset in STD\_logic

A signal to reset the memory counter.

#### 5.24.1 Detailed Description

This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy.

The documentation for this class was generated from the following file:

DACTOP.vhd

# 5.25 digitalfilter Entity Reference

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter than multiplies and accumulates once evety clock cycle until the calculations are done. When this happenes the calculated value is outputted and the finished port will be set.

Inheritance diagram for digitalfilter:



#### **Entities**

· Behavioral architecture

Architecture of the digitalfilter.

#### Libraries

IEEE

Use of standard library.

#### **Use Clauses**

IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### Generics

• WIDTH INTEGER:= 8

Width decides the bitwidth of the filter.

• N INTEGER:= 4

N descides the number of taps of the filter.

#### **Ports**

reset in STD\_LOGIC

reset, active low

start in STD\_LOGIC

start indicates a new value is available, starting the calculations in the filter

clk in STD\_LOGIC

clock for the filter operations

x in STD\_LOGIC\_VECTOR(WIDTH - 1 downto 0)

x is the input of the filter

y out STD\_LOGIC\_VECTOR(31 downto 0)

y is the outpu of the filter

finished out STD\_LOGIC

finished indicates the filter calculations are done

#### 5.25.1 Detailed Description

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter than multiplies and accumulates once evety clock cycle until the calculations are done. When this happenes the calculated value is outputted and the finished port will be set.

The documentation for this class was generated from the following file:

· digitalfilter.vhd

# 5.26 dummyapb Entity Reference

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.

#### Libraries

• IEEE

Use of standard library.

• grlib

use of the GRLIB

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• grlib.amba.all

Use of the AMBA bus signals and constants.

· grlib.stdlib.all

Use of standard GRLIB signals and constants.

· grlib.devices.all

use of GRLIB devices signals and constants

#### Generics

```
• pindex integer:= 0
```

paddr integer:= 0

• pmask integer:= 16#fff#

#### **Ports**

- rstn in std\_ulogic
- clk in std\_ulogic
- clk100 in std\_ulogic
- vauxp3 in STD\_LOGIC
- vauxn3 in STD\_LOGIC
- · apbi in apb\_slv\_in\_type
- · apbo out apb\_slv\_out\_type
- pwmout out std\_logic
- Debugvector out STD\_LOGIC\_VECTOR( 7 downto 0)
- led out std\_logic\_vector( 15 downto 4 )
- spiSclk out std\_logic
- · spiDin out std\_logic
- spiNsync out std\_logic

#### 5.26.1 Detailed Description

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.


The documentation for this class was generated from the following file:

· dummyapb.vhd

# 5.27 RGB\_diode\_controller Entity Reference

The RGB\_control controls on of the onboard diodes. Depending on the input of the is\_working the diode will either be green or red.

Inheritance diagram for RGB\_diode\_controller:



#### **Entities**

· Behavioral architecture

Architecture of the RGB\_diode.

#### Libraries

• IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

• IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### Generics

• N integer:= 1

Generic to decide the duty cycle of the diode. Duty cycle = 1/(N+1)

#### **Ports**

• clk in STD\_LOGIC

Clock in for calculation of duty cycle.

• rstn in STD LOGIC

Global reset, active low.

diode\_out out STD\_LOGIC\_VECTOR( 2 downto 0 )

diode\_out is a vector containing the state of the red, green and blue diode

• is\_working in STD\_LOGIC

is\_working decides if the diode is to be green or red.

#### 5.27.1 Detailed Description

The RGB\_control controls on of the onboard diodes. Depending on the input of the is\_working the diode will either be green or red.

The documentation for this class was generated from the following file:

• RGB\_diode\_controller.vhd

#### 5.28 RTL Architecture Reference

Architecture of the button\_control.

#### **Processes**

• PROCESS\_3(rstn,clk)

#### Components

· bounce filter

#### **Signals**

- current\_counter unsigned( 7 downto 0 )
- selected\_counter unsigned( 7 downto 0 )
- stable\_buttons STD\_LOGIC\_VECTOR( 4 downto 0 )

#### Instantiations

• bounce\_fix bounce\_filter

#### 5.28.1 Detailed Description

Architecture of the button\_control.

The button control takes the inputs from the buttons and stabilizes them with the bounce\_filter. Then, depending on what button differnt commands are done. If the left or right button is pushed the current counter is incremented or decremented by one. If the middle button is pushed the current value is copied to the selected value and a read interupt is sent. If the down button is pushed the current value is copied to the selected value and write interupt is sent. If the up button is pressed nothing happens.

The documentation for this class was generated from the following files:

button\_control.vhd

#### 5.29 rtl Architecture Reference

Architecture of the Dummy\_apb.

# **Processes**

· regs( clk , rstn )

# Components

- ila 2
- · button\_control
- · seven seg control
- · RGB diode controller

#### **Constants**

pconfig apb\_config\_type:=( 0 =>ahb\_device\_reg(VENDOR\_GROUP,OWN\_BTN, 0, 0, 0), 1 =>apb\_iobar(paddr,pmask))

#### **Signals**

- current\_preset STD\_LOGIC\_VECTOR( 7 downto 0 )
- selected\_preset STD\_LOGIC\_VECTOR( 7 downto 0 )
- irg read STD LOGIC
- irq\_write STD\_LOGIC
- read\_interupt STD\_LOGIC
- write\_interupt STD\_LOGIC
- is\_working STD\_LOGIC

#### **Attributes**

- SYN\_BLACK\_BOX BOOLEAN
- SYN BLACK BOX ila 2:componentisTRUE
- BLACK\_BOX\_PAD\_PIN STRING
- BLACK BOX PAD PIN ila 2:componentis" clk, probe0 [0:0], probe1 [0:0]"

#### Instantiations

- your\_instance\_name ila\_2
- inst\_button button\_control
- inst\_seven\_seg\_control
- inst\_rgb\_diode\_controller RGB\_diode\_controller
- bootmsg report\_version

#### 5.29.1 Detailed Description

Architecture of the Dummy\_apb.

The Dummy APB creates an inteface between the APB and the HID. This is done in the simplest way possible. A read from any address to this module will result in the 8 LSB beeing the selected preset. A write to any address will result in the RGB diode getting a command to either show green or red depending on the value of the LSB.

The documentation for this class was generated from the following files:

• Button\_and\_hex\_wrapper.vhd

#### 5.30 RTL Architecture Reference

Architecture of the seven\_seg\_control.

#### **Processes**

• PROCESS\_11(rstn , clk )

#### Components

- · clk\_div\_seven\_seg
- bin2bcd

# **Types**

- number matrix typeisarray( 0 to 7 )ofSTD LOGIC VECTOR( 6 downto 0 )
- value\_arrayisarray( 0 to 7 )ofSTD\_LOGIC\_VECTOR( 3 downto 0 )

#### **Signals**

- cnt\_hex\_display integerrange 0 to 7
- slow clk STD LOGIC
- value\_vector STD\_LOGIC\_VECTOR(31 downto 0)
- current\_number integerrange 0 to 9
- test2 STD\_LOGIC\_VECTOR( 3 downto 0 )

#### Instantiations

- bin\_2\_bcd\_inst\_current bin2bcd
- · bin 2 bcd inst selected bin2bcd
- clk\_div clk\_div\_seven\_seg

# 5.30.1 Detailed Description

Architecture of the seven\_seg\_control.


The seven\_seg\_control controls the output of the seven segment displays. To do this the modules uses clk\_div\_seven\_seg to divide the clock to a suitable speed to the sevel\_seg\_sel to switch. This module also uses bin2bcd to convert the numbers from binary to BCD. The BCD is then converted to seven segment numbers and outputted on the seven\_seg\_out.

The documentation for this class was generated from the following files:

· seven\_seg\_control.vhd

# 5.31 seven\_seg\_control Entity Reference

The seven segment dispay takes two 8 bit integers in and outputs these on an 8 digit seven segment display. Inheritance diagram for seven\_seg\_control:



#### **Entities**

· RTL architecture

Architecture of the seven\_seg\_control.

#### Libraries

• IEEE

Use of standard library.

#### **Use Clauses**

• IEEE.STD\_LOGIC\_1164.all

Use of standard logic arguments.

IEEE.NUMERIC\_STD.all

Use of standard numerical arguments.

#### **Ports**

clk in STD\_LOGIC

Input clock for registers and the clock divider.

rstn in STD\_LOGIC

Global reset, active low.

• current\_preset in STD\_LOGIC\_VECTOR( 7 downto 0 )

Current\_preset marks the preset to be selected.

• selected\_preset in STD\_LOGIC\_VECTOR( 7 downto 0 )

Selected\_preset marks the current selected preset.

seven\_seg\_out out STD\_LOGIC\_VECTOR( 6 downto 0 )

Seven\_sel\_out marks the seven segment display of the current selected seven segment display segment.

seven\_seg\_sel out STD\_LOGIC\_VECTOR(7 downto 0)

Seven\_seg\_sel marks the current selected seven segment display.

#### 5.31.1 Detailed Description

The seven segment dispay takes two 8 bit integers in and outputs these on an 8 digit seven segment display. The documentation for this class was generated from the following file:

seven\_seg\_control.vhd

# **Chapter 6**

# **File Documentation**

# 6.1 ADC\_buffer.vhd File Reference

A buffer for storing samples before they are ready by the softcore.

#### **Entities**

· ADC\_buffer entity

This component buffers samples when buff\_write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will the read the values from the buffer by chaning the adress. The buffer will then instantly output the value on this address on the buffout port.

· Behavioral architecture

Achitechture of the ADC buffer.

#### 6.1.1 Detailed Description

A buffer for storing samples before they are ready by the softcore.

# 6.2 BCD\_block.vhd File Reference

A 4bit BIN to BCD lookuptable.

#### **Entities**

• BCD\_block entity

This module is used in the coversion of binary to binary coded decimals.

· Behavioral architecture

Architecture of the BCD\_block.

# 6.2.1 Detailed Description

A 4bit BIN to BCD lookuptable.

40 File Documentation

#### 6.3 bin2bcd.vhd File Reference

An almost generic binary to BCD.

#### **Entities**

· bin2bcd entity

This component calculates the binary coded decimal equivelent of a binary number. This module is not completely generec yet but it is verified to work at the size used in the implementation. For updates check https://github.-com/Jaxc/bin2bcd.

· Behavioral architecture

Achitechture of the bin2bcd component is a generic binary to binary coded decimal. It does this by using the BCD\_-block according to the method used in http://www.johnloomis.org/ece314/notes/devices/binary\_to\_BCD/bin\_to\_bcd.html.

#### 6.3.1 Detailed Description

An almost generic binary to BCD.

# 6.4 bounce\_filter.vhd File Reference

The bounce filter stabilizes a bouncing input.

#### **Entities**

· bounce\_filter entity

This component stabilized signals by waiting until a signal have been high or low for a set about of time.

· Behavioral architecture

Architecture of the bounce\_filter.

#### 6.4.1 Detailed Description

The bounce filter stabilizes a bouncing input.

# 6.5 Button\_and\_hex\_wrapper.vhd File Reference

A wrapper to solve the inferfacing between the APB bus and HID.

#### **Entities**

button\_and\_hex\_wrapper entity

This component gathers all the sub-modules needed for HID. It also supplies an interface to the APB bus.

· rtl architecture

Architecture of the Dummy\_apb.

#### 6.5.1 Detailed Description

A wrapper to solve the inferfacing between the APB bus and HID.

# 6.6 button\_control.vhd File Reference

This module controls the current and selected number, using the input button.

#### **Entities**

- · button\_control entity
- · RTL architecture

Architecture of the button\_control.

#### 6.6.1 Detailed Description

This module controls the current and selected number, using the input button.

# 6.7 clk\_div\_seven\_seg.vhd File Reference

A clock divider for the seven segment display.

#### **Entities**

· clk div seven seg entity

This component takes the system clock divides it for Seven segment displays. This is done by implementing counters.

· Behavioral architecture

Architecture of the clk\_div\_seven\_seg.

#### 6.7.1 Detailed Description

A clock divider for the seven segment display.

# 6.8 CLK divide.vhd File Reference

A simple clock divider using counters.

#### **Entities**

clk\_divide entity

This component takes the system clock divides it for ADC/DAC components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter.

· behavioral architecture

Achitechture of the clk\_divider.

# 6.8.1 Detailed Description

A simple clock divider using counters.

42 File Documentation

# 6.9 DAC\_BUFFER.vhd File Reference

A buffer for storing samples from the softcore before they are sent to the DAC.

#### **Entities**

· DAC buffer entity

This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buffRead goes from low to high.

Behavioral architecture

Achitechture of the DAC buffer.

#### 6.9.1 Detailed Description

A buffer for storing samples from the softcore before they are sent to the DAC.

# 6.10 DAC SPI.vhd File Reference

A buffer for storing samples from the softcore before they are sent to the DAC.

#### **Entities**

DAC\_SPI entity

The DAC SPI interface converts parallel data from the data port and transforms it to a SPI to be sent to the external DAC chip on the din port. The module also adds flag bits to this signal, aswell as a chip select signal called n\_sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high.

· behavioral architecture

#### 6.10.1 Detailed Description

A buffer for storing samples from the softcore before they are sent to the DAC.

# 6.11 DACTOP.vhd File Reference

A top file to instantiate the modules used to the DAC. The components instanciated in this file are the the clk\_divide, DAC\_SPI and the DAC\_buffer.

#### **Entities**

dacTop entity

This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy.

· behavioral architecture

Architecture of the DACTOP.

#### 6.11.1 Detailed Description

A top file to instantiate the modules used to the DAC. The components instanciated in this file are the the clk\_divide, DAC\_SPI and the DAC\_buffer.

# 6.12 digitalfilter.vhd File Reference

A buffer for storing samples before they are ready by the softcore.

#### **Entities**

· digitalfilter entity

This module implements a digital FIR filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter than multiplies and accumulates once evety clock cycle until the calculations are done. When this happenes the calculated value is outputted and the finished port will be set.

· Behavioral architecture

Architecture of the digitalfilter.

#### 6.12.1 Detailed Description

A buffer for storing samples before they are ready by the softcore.

# 6.13 dummyapb.vhd File Reference

A wrapper to solve the inferfacing between the APB bus and the ADC TOP and DACTOP.

#### **Entities**

· dummyapb entity

This component gathers all the sub-modules needed for communication with ADC and DAC. It also supplies an interface to the APB bus.

# 6.13.1 Detailed Description

A wrapper to solve the inferfacing between the APB bus and the ADC\_TOP and DACTOP.

# 6.14 RGB\_diode\_controller.vhd File Reference

This unit controls the colour and strength of the RGB.

#### **Entities**

· RGB\_diode\_controller entity

The RGB\_control controls on of the onboard diodes. Depending on the input of the is\_working the diode will either be green or red.

· Behavioral architecture

Architecture of the RGB\_diode.

#### 6.14.1 Detailed Description

This unit controls the colour and strength of the RGB.

File Documentation

# 6.15 seven\_seg\_control.vhd File Reference

An output interface for the seven segment displays.

# **Entities**

• seven\_seg\_control entity

The seven segment dispay takes two 8 bit integers in and outputs these on an 8 digit seven segment display.

• RTL architecture

Architecture of the seven\_seg\_control.

# 6.15.1 Detailed Description

An output interface for the seven segment displays.

# Index

```
ADC_TOP, 10
ADC_TOP::Behavioral
    isnt filter, 14
ADC buffer, 9
ADC_buffer.vhd, 39
BCD_block, 11
BCD_block.vhd, 39
Behavioral, 12, 14-20
behavioral, 15, 17, 18
bin2bcd, 21
bin2bcd.vhd, 40
bounce_filter, 22
bounce_filter.vhd, 40
button_and_hex_wrapper, 23
Button_and_hex_wrapper.vhd, 40
button control, 24
button_control.vhd, 41
CLK divide.vhd, 41
clk_div_seven_seg, 25
clk_div_seven_seg.vhd, 41
clk divide, 26
    dacTop::behavioral, 19
DAC BUFFER.vhd, 42
DAC_SPI, 29
DAC_SPI.vhd, 42
DAC_SPI::behavioral
    dataOut, 18
DAC_buffer, 28
DACTOP.vhd, 42
dacTop, 30
dacTop::behavioral
    clk_divide, 19
dataOut
    DAC_SPI::behavioral, 18
digitalfilter, 31
digitalfilter.vhd, 43
dummyapb, 32
dummyapb.vhd, 43
isnt filter
    ADC_TOP::Behavioral, 14
RGB_diode_controller, 34
RGB_diode_controller.vhd, 43
RTL, 35, 36
rtl, 35
seven_seg_control, 37
seven_seg_control.vhd, 44
```