

Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

REVISION HISTORY

<u>Revision</u>	<u>Description</u>	Issue Date
Rev. 1.0	Initial Issue	Jul.25.2004
Rev. 1.1	Revised sym. b of 32 pin 450mil SOP package outline dimension	Jan.17.2007
	in page 8	
Rev. 1.2	Added SL(C-grade) Spec.	Jun.14.2007
Rev. 1.3	Revised I _{SB} /I _{DR(MAX.)}	Aug.20.2008
	Added SL(E/I-grade) Spec.	
	Deleted L Spec.	
Rev. 1.4	Revised I _{SB1} /I _{DR(MAX.)}	Mar.30.2009
	Added I_{SB1}/I_{DR} values when $T_A = 25^{\circ}C$ and $T_A = 40^{\circ}C$	
	Revised FEATURES & ORDERING INFORMATION	
	Lead free and green package available to Green package	
	<u>available</u>	
	Added packing type in ORDERING INFORMATION	
	Deleted Tsolder in ABSOLUTE MAXIMUN RATINGS	
Rev. 1.5	Revised V _{DR}	Sep.11.2009

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836

Rev. 1.5 128K X 8 BIT LOW POWER CMOS SRAM

FEATURES

■ Fast access time : 35/55/70ns■ Low power consumption:

Operating current: 24/17/15mA (TYP.)

Standby current : $2\mu A@5V(TYP.)$ LL/SL version

0.8μA@3V(TYP.) SL version

■ Single 5V power supply

■ All inputs and outputs TTL compatible

Fully static operation

■ Tri-state output

■ Data retention voltage : 1.5V (MIN.)

■ Green package available

■ Package: 32-pin 450 mil SOP

32-pin 600 mil P-DIP

32-pin 8mm x 20mm TSOP-I 32-pin 8mm x 13.4mm STSOP

36-ball 6mm x 8mm TFBGA

GENERAL DESCRIPTION

The LY621024 is a 1,048,576-bit low power CMOS static random access memory organized as 131,072 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY621024 is well designed for very low power system applications, and particularly well suited for battery back-up nonvolatile memory application.

The LY621024 operates from a single power supply of 5V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vcc Range	Speed	Power Dissipation			
Family	Temperature	vcc range	Speed	Standby(IsB1,TYP.)		Operating(Icc,TYP.)	
LY621024(LL)	0 ~ 70℃	4.5 ~ 5.5V	35/55/70ns	-	2μA@5V	24/17/15mA	
LY621024(LLE)	-20 ~ 80°C	4.5 ~ 5.5V	35/55/70ns	-	2µA@5V	24/17/15mA	
LY621024(LLI)	-40 ~ 85°C	4.5 ~ 5.5V	35/55/70ns	-	2µA@5V	24/17/15mA	
LY621024(SL)	0 ~ 70℃	4.5 ~ 5.5V	35/55/70ns	0.8µA@3V	2μA@5V	24/17/15mA	
LY621024(SLE)	-20 ~ 80°C	4.5 ~ 5.5V	35/55/70ns	0.8µA@3V	2μA@5V	24/17/15mA	
LY621024(SLI)	-40 ~ 85°C	4.5 ~ 5.5V	35/55/70ns	0.8µA@3V	2µA@5V	24/17/15mA	

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection


Lyontek Inc. reserves the rights to change the specifications and products without notice.


5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.



Rev. 1.5 128K X 8 BIT LOW POWER CMOS SRAM


PIN CONFIGURATION





TSOP-I/STSOP







Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V
		0 to 70(C grade)	
Operating Temperature	TA	-20 to 80(E grade)	$^{\circ}\!\mathbb{C}$
		-40 to 85(I grade)	
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}$
Power Dissipation	Po	1	W
DC Output Current	Іоит	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High-Z	I _{SB1}
Standby	Х	L	Х	Х	High-Z	I _{SB1}
Output Disable	L	Н	Н	Н	High-Z	Icc,Icc1
Read	L	Н	L	Н	Douт	Icc,Icc1
Write	L	Н	Х	L	Din	Icc,Icc1

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.



Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITI	ON		MIN.	TYP. ^{*4}	MAX.	UNIT
Supply Voltage	Vcc				4.5	5.0	5.5	V
Input High Voltage	V _{IH} *1				2.4	-	Vcc+0.3	V
Input Low Voltage	V _{IL} *2				- 0.2	-	0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$			- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled			- 1	-	1	μΑ
Output High Voltage	Vон	Iон = -1mA			2.4	-	-	V
Output Low Voltage	Vol	I _{OL} = 2mA			-	-	0.4	V
		Cycle time = Min.		- 35	-	24	80	mA
	ICC	CE# = V _{IL} and CE2 = V _{IH} , I _{VO} = 0mA		- 55	-	17	60	mA
Average Operating		Other pins at V _{IL} or V _{IH} - 70			-	15	50	mA
Power supply Current	Icc ₁	I _I /O = 0mA	0.2V and CE2≧Vcc-0.2V,		-	2	10	mA
			LL		-	2	15	μA
		05# > 1/ 0.01/	LLE/L	LI	-	2	30	μA
Standby Power	lone	$CE\# \ge V_{CC}-0.2V$ or $CE2 \le 0.2V$	SLE*5	25 ℃	-	0.8	2	μΑ
Supply Current	I _{SB1}	Others at 0.2V or Vcc - 0.2V	SLE SLI ^{*5}	40°C	-	1	2	μA
		V. O. O. Z. V	SL	•	-	2	7	μA
			SLE/S	LI	-	2	10	μA

- 1. VIH(max) = Vcc + 3.0V for pulse width less than 10ns.
- 2. V_{IL}(min) = V_{SS} 3.0V for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = Vcc(TYP.) and TA = 25° C
- 5. This parameter is measured at Vcc = 3.0V

Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 50pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	SYM. LY621024-35		LY621024-55		LY621024-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	trc	35	-	55	-	70	-	ns
Address Access Time	taa	-	35	-	55	-	70	ns
Chip Enable Access Time	t ACE	-	35	-	55	-	70	ns
Output Enable Access Time	toe	-	25	-	30	-	35	ns
Chip Enable to Output in Low-Z	tcLz*	10	-	10	-	10	-	ns
Output Enable to Output in Low-Z	tolz*	5	-	5	-	5	-	ns
Chip Disable to Output in High-Z	tcHz*	-	15	-	20	-	25	ns
Output Disable to Output in High-Z	tonz*	-	15	-	20	-	25	ns
Output Hold from Address Change	tон	10	-	10	-	10	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY621024-35		LY621024-55		LY621024-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	35	-	55	-	70	-	ns
Address Valid to End of Write	taw	30	-	50	-	60	-	ns
Chip Enable to End of Write	tcw	30	-	50	-	60	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Write Pulse Width	twp	25	-	45	-	55	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Data to Write Time Overlap	tow	20	-	25	-	30	-	ns
Data Hold from End of Write Time	t DH	0	-	0	-	0	-	ns
Output Active from End of Write	tow*	5	-	5	-	5	-	ns
Write to Output in High-Z	twHz*	-	15	-	20	-	25	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




Rev. 1.5


128K X 8 BIT LOW POWER CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low., CE2 = high.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
- 4.tclz, tolz, tchz and tohz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.


5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.




Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)



Notes:

- 1.WE#, CE# must be high or CE2 must be low during all address transitions.
- 2.A write occurs during the overlap of a low CE#, high CE2, low WE#.
- 3.During a WE#controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.
- 4.During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with C_L = 5pF. Transition is measured $\pm 500\text{mV}$ from steady state.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.



Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM


DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	CE# \geq V _{CC} - 0.2V or CE2 \leq 0	.2V	1.5	ı	5.5	V
			LL	-	0.5	12	μA
		V _{CC} = 1.5V	LLE/LLI	-	0.5	30	μΑ
Data Retention Current	I _{DR}	CE# \geq V _{CC} - 0.2V or CE2 \leq 0.2V Other pins at 0.2V or V _{CC} -0.2V	SL _{25°C}	ı	0.4	2	μA
				ı	0.5	2	μA
			SL	ı	0.4	5	μΑ
			SLE/SLI	-	0.4	8	μA
Chip Disable to Data Retention Time	ICDD	See Data Retention Waveforms (below)		0	-	-	ns
Recovery Time	t R		•	t RC∗	-	-	ns


tRC∗ = Read Cycle Time

DATA RETENTION WAVEFORM

Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)











PACKAGE OUTLINE DIMENSION

32 pin 450 mil SOP Package Outline Dimension










SYM. UNIT	INCH.(BASE)	MM(REF)
А	0.118 (MAX)	2.997 (MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.111(MAX)	2.82(MAX)
b	0.016 +0.004	0.406 +0.102
Б	-0.002	-0.051
С	0.008(TYP)	0.203(TYP)
D	0.817(MAX)	20.75(MAX)
E	0.445 ±0.005	11.303 ±0.127
E1	0.555 ±0.012	14.097 ±0.305
е	0.050(TYP)	1.270(TYP)
L	0.0347 ±0.008	0.881 ±0.203
L1	0.055 ±0.008	1.397 ±0.203
S	0.026(MAX)	0.660 (MAX)
у	0.004(MAX)	0.101(MAX)
Θ	0° -10°	0° -10°





Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

32 pin 600 mil P-DIP Package Outline Dimension







Ε

UNIT SYM.	INCH(BASE)	MM(REF)
A1	0.001 (MIN)	0.254 (MIN)
A2	0.150 ± 0.005	3.810 ± 0.127
В	0.018 ± 0.005	0.457 ± 0.127
D	1.650 ± 0.005	41.910 ± 0.127
Е	0.600 ± 0.010	15.240 ± 0.254
E1	0.544 ± 0.004	13.818 ± 0.102
e	0.100 (TYP)	2.540 (TYP)
eB	0.640 ± 0.020	16.256 ± 0.508.
L	0.130 ± 0.010	3.302 ± 0.254
S	0.075 ± 0.010	1.905 ± 0.254
Q1	0.070 ± 0.005	1.778 ± 0.127


Note: D/E1/S dimension do not include mold flash.



Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

32 pin 8mm x 20mm TSOP-I Package Outline Dimension




UNIT	INCH(BASE)	MM(REF)
SYM.	IIVOI (BAOL)	` ′
Α	0.047 (MAX)	1.20 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.008 + 0.002	0.20 + 0.05
Ь	- 0.001	-0.03
С	0.005 (TYP)	0.127 (TYP)
D	0.724 ±0.004	18.40 ±0.10
Е	0.315 ±0.004	8.00 ±0.10
е	0.020 (TYP)	0.50 (TYP)
HD	0.787 ±0.008	20.00 ±0.20
L	0.0197 ±0.004	0.50 ±0.10
L1	0.0315 ±0.004	0.08 ±0.10
у	0.003 (MAX)	0.076 (MAX)
Θ	0°∼5°	0°∼5°



Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

32 pin 8mm x 13.4mm STSOP Package Outline Dimension



UNIT SYM.	INCH(BASE)	MM(REF)
А	0.049 (MAX)	1.25 (MAX)
A1	0.005 ±0.002	0.130 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.008 ±0.01	0.20±0.025
С	0.005 (TYP)	0.127 (TYP)
D	0.465 ±0.004	11.80 ±0.10
E	0.315 ±0.004	8.00 ±0.10
е	0.020 (TYP)	0.50 (TYP)
HD	0.528±0.008	13.40 ±0.20.
L	0.0197 ±0.004	0.50 ±0.10
L1	0.0315 ±0.004	0.8 ±0.10
у	0.003 (MAX)	0.076 (MAX)
Θ	0°~5°	0°∼5°


Lyontek Inc. reserves the rights to change the specifications and products without notice. 5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-668838








Rev. 1.5

36 ball 6mm x 8mm TFBGA Package Outline Dimension












Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

ORDERING INFORMATION





Rev. 1.5

128K X 8 BIT LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.