


NOTE: Both of these data buffers can be active at once.


SRAM_CE is decoded from Sega address and control signals only.
UC_CONTROL is from the microcontroller only.

If this happens, the Sega will end up reading whatever word is being actively written by the microcontroller. This would not be catastrophic, and it could only happen if the microcontroller were unable to write to SRAM fast enough, and the Sega's read caught up to the write position.





Decoder for SRAM chip-select
Pre-reqs: A21 & A5 & CE (2MB-4MB address range)

SRAM_CE1 = !A20 (2MB-3MB range) (000 = Y0)
SRAM_CE2 = A20 (3MB-4MB range) (001 = Y1)





Decoder for SRAM disconnect
Pre-reqs: none

SEGA_CONTROL = !SRAM_DIS (000 = Y0)
UC_CONTROL = SRAM_DIS (001 = Y1)



These bridges can be used to snoop on these signals, or cut with a knife to hijack them.




These two jumpers need to be soldered the same way.
e.g.:

SRAM_DIS = SRAM_DIS_1 and SRAM_CE = SRAM_CE_1

or

SRAM_DIS = SRAM_DIS_2 and SRAM_CE = SRAM_CE_2

This determines whether the board responds as bank 1 (2MB - 3MB range) or bank 2 (3MB - 4MB range).



Sheet: /

File: sram-bank.kicad_sch

Title: Kinetoscope SRAM Bank


Size: A4


Date:


KiCad E.D.A. 8.0.5

Rev:

Id: 1/7







Sheet: /sram-internal/
 File: sram-internal.kicad_sch
Title: SRAM connected to buses

Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.5		Id: 6/7

