

復旦大學

# FDE LAB REPORT

Sun Zhongji





# CONTENTS



01 Development Environment

02 Lab 0

03 Lab 4

04 Problems & Improvements





01

- Development Environment



# Development Environment

Important for HW-SW Co-design!!

OS: Windows 10

Visual Studio: 2019 x64 (unless underlined)



A photograph of a long, ornate metal fence with brick pillars and a blue overlay at the bottom. The fence is made of dark metal with vertical bars and decorative scrollwork at the top. It is supported by a series of brick pillars with decorative caps. The background shows some greenery and a brick wall. A large, semi-transparent blue rectangle covers the bottom half of the image, containing the text '02' and '•Lab 0'.

02

•Lab 0

# Lab 0

VerilInstrument Fudan - D:\FDE\lab0\_display\lab0.dkp \*

Work Area FPGA Programmer

60 100 Hz LABEL

++ SunZhongji ++  
+ Your Majesty +

lcd\_db

ON  
rst\_n

Objects

Name	Value	Unit	Width	Bus	Internal
clk	1	Regi...	Internal		
rst_n	0	Regi...	Internal		
lcd_en	St1	Net	Internal		
lcd_rs	St1	Net	Internal		
lcd_rw	St0	Net	Internal		
lcd_db	00000000	Net	Internal		
lcd_rst	St0	Net	Internal		

Processes (Active)

Name	Type (filtered)	S
------	-----------------	---

Wave - Default

Msgs	Value	Unit	Width	Bus	Internal
/display_tb/clk	1	Regi...	Internal		
/display_tb/rst_n	0	Regi...	Internal		
/display_tb/lcd_en	St1	Net	Internal		
/display_tb/lcd_rs	St1	Net	Internal		
/display_tb/lcd_rw	St0	Net	Internal		
/display_tb/lcd_db	00000000	Net	Internal		
/display_tb/lcd_rst	St0	Net	Internal		

Now 900 ns  
Cursor 1 251 ns

50 ns 100 ns 150 ns 200 ns



A photograph of a long, ornate metal fence with brick pillars and a blue overlay at the bottom. The fence is made of dark metal with vertical bars and decorative scrollwork at the top. It is supported by a series of brick pillars with decorative caps. The background shows some greenery and a brick wall. A semi-transparent blue rectangle is overlaid on the bottom left of the image, containing the text '03' and '•Lab 4'.

03

•Lab 4



## Shortcomings

1. Incompatible with latest version of OpenCV
2. Fixed constraint file and fixed Verilog logic
3. Hard to configure by oneself without experience





## Rewritten DLL

1. Supports 64-bit version
2. Does not use FIFO which results in simpler Verilog code
3. Output is a clock cycle after input
4. Update USB protocol
5. Supported by HDLAutoAssign

# Verilog Code

```
Home, 2 weeks ago | 1 author (Home)
1 module inverter(
2     input          clk,
3     input          rstn, // low active
4     input [15:0] di,    // data input
5     output reg [15:0] do // data output
6 );
7
8 always @(posedge clk or negedge rstn) begin
9     if (!rstn) do <= 16'b0;
10    else      do <= ~di;
11 end
12
13 endmodule
14
```

```
1
2 module APP_Example(
3     input          APP_CLK,
4     input          APP_RSTN,
5     input          APP_CS,
6
7     output reg      APP_RD,
8     input [15:0] APP_DI,
9     input          APP_Empty,
10
11     output reg      APP_WR,
12     output [15:0] APP_DO,
13     input          APP_Full);
14
15 reg [15:0] app_di_q, app_di_d;
16 reg [15:0] app_do_q, app_do_d;
17 reg [2:0] cur_state, nxt_state;
18
19 reg      LATCH_READ_DATA;
20 reg      LATCH_WRITE_DATA;
21
22 assign APP_DO = app_do_q;
23
24 always@*
25 begin
26     app_di_d = (LATCH_READ_DATA) ? APP_DI : app_di_q;
27     app_do_d = (LATCH_WRITE_DATA) ? ~app_di_q : app_do_q;
28 end
29
30 always@*
31 begin : FSM
32     parameter s0 = 3'd0;
33     parameter s1 = 3'd1;
34     parameter s2 = 3'd2;
35     parameter s3 = 3'd3;
36     parameter s4 = 3'd4;
37     parameter s5 = 3'd5;
38
39     nxt_state = cur_state;
40
41     APP_RD = 1'b0;
42     APP_WR = 1'b0;
43     LATCH_READ_DATA = 1'b0;
44     LATCH_WRITE_DATA = 1'b0;
45
46     case(cur_state)
47     s0 : begin
48         nxt_state = (APP_CS & ~APP_Empty) ? s1 : s0;
49     end
50     s1 : begin
51         APP_RD = 1'b1;
52         nxt_state = s2;
53     end
54     s2 : begin
55         LATCH_READ_DATA = 1'b1;
56         nxt_state = s3;
57     end
58     s3 : begin
59         LATCH_WRITE_DATA = 1'b1;
60         nxt_state = (APP_Full) ? s3 : s4;
61     end
62     s4 : begin
63         APP_WR = 1'b1;
64         nxt_state = s5;
65     end
66     s5 : begin
67         nxt_state = s0;
68     end
69 endcase
70 end
```

# Input & Output

Microsoft Visual Studio 调试控制台

index	input	output
[0]	[0000]	[FFFF]
[1]	[0001]	[FFFE]
[2]	[0002]	[FFFD]
[3]	[0003]	[FFFC]
[4]	[0004]	[FFFB]
[5]	[0005]	[FFFA]
[6]	[0006]	[FFF9]
[7]	[0007]	[FFF8]
[8]	[0008]	[FFF7]
[9]	[0009]	[FFF6]
[10]	[000A]	[FFF5]
[11]	[000B]	[FFF4]
[12]	[000C]	[FFF3]
[13]	[000D]	[FFF2]
[14]	[000E]	[FFF1]
[15]	[000F]	[FFF0]
[16]	[0010]	[FFEF]
[17]	[0011]	[FFEE]
[18]	[0012]	[FFED]
[19]	[0013]	[FFEC]
[20]	[0014]	[FFEB]
[21]	[0015]	[FFEA]
[22]	[0016]	[FFE9]
[23]	[0017]	[FFE8]
[24]	[0018]	[FFE7]
[25]	[0019]	[FFE6]
[26]	[001A]	[FFE5]
[27]	[001B]	[FFE4]
[28]	[001C]	[FFE3]

Microsoft Visual Studio 调试控制台

index	input	data	output
[0]	[0000]	[0000]	[0000]
[1]	[0000]	[0000]	[0000]
[2]	[0005]	[0002]	[0000]
[3]	[0007]	[0003]	[FFFD]
[4]	[0009]	[0004]	[FFFC]
[5]	[000B]	[0005]	[FFFB]
[6]	[000D]	[0006]	[FFFA]
[7]	[000F]	[0007]	[FFF9]
[8]	[0011]	[0008]	[FFF8]
[9]	[0013]	[0009]	[FFF7]
[10]	[0015]	[000A]	[FFF6]
[11]	[0017]	[000B]	[FFF5]
[12]	[0019]	[000C]	[FFF4]
[13]	[001B]	[000D]	[FFF3]
[14]	[001D]	[000E]	[FFF2]
[15]	[001F]	[000F]	[FFF1]
[16]	[0021]	[0010]	[FFF0]
[17]	[0023]	[0011]	[FFEF]
[18]	[0025]	[0012]	[FFEE]
[19]	[0027]	[0013]	[FFED]
[20]	[0029]	[0014]	[FFEC]
[21]	[002B]	[0015]	[FFEB]
[22]	[002D]	[0016]	[FFEA]
[23]	[002F]	[0017]	[FFE9]
[24]	[0031]	[0018]	[FFE8]
[25]	[0033]	[0019]	[FFE7]
[26]	[0035]	[001A]	[FFE6]
[27]	[0037]	[001B]	[FFE5]
[28]	[0039]	[001C]	[FFE4]





# Image Process

1.GrayScale

2.Binarization



# GrayScale

OpenCV Read in Images

Red	Green	Blue
0.25	0.5	0.25

24-bit RGB



8-bit GrayScale




# Binarization

Threshold is 127 of 0-255

OpenCV Write out Images

8-bit GrayScale



8-bit Binarization





# Examples





# Examples







# 04

- Problems & Improvements





## Deprecated Lab 4

VS 2013 x86 for Doc

Hard to configure without previous projects

Incompatible with OpenCV



# Deprecated VideoPlayer in VeriComm

Better effects of image process using VideoPlayer shown in Doc

However, Loss of libraries & incompatible with Windows 10



## More Knowledge of Image Process

Found a project on Edge Detection using Sobel Factors

However, Use a BRAM to store  $3 \times 3$  pixel data

Further, most complicated image process needs clutch of data



Thanks for Your Patience!