

FDE LAB REPORT

Sun Zhongji

CONTENTS



01 Development Environment

02 Lab 0

03 Lab 4

04 Problems & Improvements



Development Environment

Development Environment

Important for HW-SW Co-design!!


OS: Windows 10

Visual Studio: 2019 x64 (unless underlined)



•Lab 0

Lab 0





•Lab 4

Shortcomings

- 1. Incompatible with latest version of OpenCV
- 2. Fixed constraint file and fixed Verilog logic
- 3. Hard to configure by oneself without experience

Rewritten DLL

- 1. Supports 64-bit version
- 2. Does not use FIFO which results in simpler Verilog code
- 3. Output is a clock cycle after input
- 4. Update USB protocol
- 5. Supported by HDLAutoAssign



```
Home, 2 weeks ago | 1 author (Home)
    module inverter(
                              clk,
        input
        input
                              rstn,
                                      // low active
        input
                     [15:0]
                              di,
                                      // data input
                     [15:0]
        output reg
                                      // data output
    always @(posedge clk or negedge rstn) begin
        if (!rstn) do <= 16'b0;
                     do <= ~di;</pre>
        else
10
    end
    endmodule
14
```

```
module APP_Example(
                     APP_CLK,
                     APP_RSTN,
input
                     APP_CS,
                     APP_RD,
 output reg
               [15:0] APP_DI,
 input
 input
                     APP_Empty,
 output reg
                     APP_WR,
 output
               [15:0] APP_DO,
                     APP_Full);
 input
               [15:0] app_di_q, app_di_d;
               [15:0] app_do_q, app_do_d;
               [2:0] cur_state, nxt_state;
                     LATCH_READ_DATA;
                     LATCH_WRITE_DATA;
 assign APP_DO = app_do_q;
 always@*
   app_di_d = (LATCH_READ_DATA) ? APP_DI : app_di_q;
   app_do_d = (LATCH_WRITE_DATA) ? ~app_di_q : app_do_q;
 always@*
 begin : FSM
  parameter s0 = 3'd0;
  parameter s1 = 3'd1;
  parameter s2 = 3'd2;
  parameter s3 = 3'd3;
  parameter s4 = 3'd4;
  parameter s5 = 3'd5;
   nxt_state = cur_state;
   APP_RD = 1'b0;
   APP_WR = 1'b0;
   LATCH_READ_DATA = 1'b0;
   LATCH_WRITE_DATA = 1'b0;
  case(cur_state)
      nxt_state = (APP_CS & ~APP_Empty) ? s1 : s0;
     s1 : begin
      APP_RD = 1'b1;
      nxt_state = s2;
     s2 : begin
      LATCH_READ_DATA = 1'b1;
       nxt_state = s3;
     s3 : begin
       LATCH_WRITE_DATA = 1'b1;
       nxt_state = (APP_Full) ? s3 : s4;
     s4 : begin
       APP_WR = 1'b1;
       nxt_state = s5;
     s5 : begin
```

Input & Output


ß Mic	rosoft Visual	l Studio 调试控制台		osoft Visual	Studio 调记	控制台		- [_ X
index	input	output	index	input	data	output			^
[0]	[0000]	[FFFF]	[0]	[0000]	[0000]	[0000]			
[1]	[0001]	[FFFE]	[1]	[0000]	[0000]	[0000]			
[2]	[0002]	[FFFD]	[2]	[0005]	[0002]	[0000]			
[3]	[0003]	[FFFC]	[3]	[0007]	[0003]	[FFFD]			
[1] [2] [3] [4] [5] [6] [7] [8]	[0004]	[FFFB]	[3] [4] [5] [6] [7] [8]	[0009]	[0004]	[FFFC]			
[5]	[0005]	[FFFA]	[5]	[000B]	[0005]	[FFFB]			
[6]	[0006]	[FFF9]	[6]	[000D]	[0006]	[FFFA]			
[7]	[0007]	[FFF8]	[7]	[000F]	[0007]	[FFF9]			
[8]	[8000]	[FFF7]	[8]	[0011]	[8000]	[FFF8]			
[9]	[0009]	[FFF6]		[0013]	[0009]	[FFF7]			
[10]	[A000]	[FFF5]	[10]	[0015]	[A000]	[FFF6]			
[11]	[000B]	[FFF4]	[11]	[0017]	[000B]	[FFF5]			
[12]	[000C]	[FFF3]	[12]	[0019]	[000C]	[FFF4]			
[13]	[000D]	[FFF2]	[13]	[001B] [001D]	[000D] [000E]	[FFF3]			
[14] [15]	[000E]	[FFF1]	[14] [15]	[001b]	[000E]	[FFF2] [FFF1]			
[15]	[000F]	[FFF0]	[16]	[0021]	[0010]	[FFF0]			
[16]	[0010]	[FFEF]	[17]	[0023]	[0011]	[FFEF]			
[17] [18]	[0011]	[FFEE]	[18]	[0025]	[0012]	[FFEE]			
	[0012]	[FFED]	[19]	[0027]	[0013]	[FFED]			
[50]	[0013] [0014]	[FFEC] [FFEB]	[20]	[0029]	[0014]	[FFEC]			
[20] [21]	[0014]	[FFEA]	$\begin{bmatrix} 21 \end{bmatrix}$	[002B]	[0015]	[FFEB]			
[21]	[0016]	[FFE9]	$\begin{bmatrix} 22 \end{bmatrix}$	[002D]	[0016]	[FFEA]			
[22]	[0017]	[FFE8]	[23]	[002F]	[0017]	[FFE9]			
[24]	[0018]	[FFE7]	[24]	[0031]	[0018]	[FFE8]			
[25]	[0019]	[FFE6]	[25]	[0033]	[0019]	[FFE7]			
[19] [20] [21] [22] [23] [24] [25] [26]	[001A]	[FFE5]	[26]	[0035]	[001A]	[FFE6]			
[27]	[001B]	[FFE4]	[27]	[0037]	[001B]	[FFE5]			
[28]	[001C]	[FFE3]	[28]	[0039]	[001C]	[FFE4]			V
[20]	[0010]	LAMITTACINICATI ARIBA					4/ II I OULSS BELLASTERRORT SS EDUT:		

Image Process

1.GrayScale

2.Binarization

GrayScale



Binarization

Threshold is 127 of 0-255


OpenCV Write out Images

8-bit GrayScale

8-bit Binarization

Examples









事

Examples









Problems & Improvements

Deprecated Lab 4

VS 2013 x86 for Doc

Hard to configure without previous projects

Incompatible with OpenCV

Deprecated VideoPlayer in VeriComm

Better effects of image process using VideoPlayer shown in Doc

However, Loss of libraries & incompatible with Windows 10

More Knowledge of Image Process

Found a project on Edge Detection using Sobel Factors

However, Use a BRAM to store 3×3 pixel data

Further, most complicated image process needs clutch of data

Thanks for Your Patience!