

# 64K x 16 Static RAM Module

#### **Features**

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
   Access time of 15 ns
- Low active power
   2.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pinout compatible with CYM1611
- Low profile
  - Max. height of .50 in.
- Small PCB footprint
  - 0.68 sq. in.

### **Functional Description**


The CYM1622 is a very high performance 1-megabit static RAM module organized as 64K words by 16 bits. The module is constructed using four 64K x 4 static RAMs mounted onto a vertical substrate with pins. The pinout of this module is compatible with another Cypress module (CYM1611) to maximize system flexibility.

Writing to the memory module is accomplished when the chip select  $(\overline{CS})$  and write enable  $(\overline{WE})$  inputs are both LOW. Data on the sixteen input/output pins  $(I/O_0$  through  $I/O_{15})$  of the device is

written into the memory location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading the device is accomplished by taking chip select  $(\overline{CS})$  and output enable  $(\overline{OE})$  LOW, while write enable  $(\overline{WE})$  remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



#### **Selection Guide**

	1622-15	1622-20	1622-25	1622-30	1622-35	1622-45
Maximum Access Time (ns)	15	20	25	30	35	45
Maximum Operating Current (mA)	600	500	400	400	400	400
Maximum Standby Current (mA)	80	80	140	140	140	140

Shaded areas contain preliminary information.



### **Maximum Ratings**

(Above which the useful life may be impaired.)

Storage Temperature $-65^{\circ}$ C to $+125^{\circ}$ C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (LOW)

## **Operating Range**

Range	Ambient Temperature	$ m v_{cc}$		
Commercial	0°C to +70°C	$5V \pm 10\%$		

## **Electrical Characteristics** Over the Operating Range

			1622-15		1622-20		1622-25, 30, 35, 45		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = $-4.0 \text{ mA}$	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA		0.4		0.4		0.4	V
$V_{\mathrm{IH}}$	Input HIGH Voltage		2.2	$V_{CC}$	2.2	$V_{CC}$	2.2	$V_{CC}$	V
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
$I_{IX}$	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	-20	+20	-20	+20	μΑ
$I_{OZ}$	Output Leakage Cur- rent	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	-10	+10	-10	+10	-10	+10	μΑ
$I_{CC}$	V <sub>CC</sub> Operating Supply Current	$\frac{V_{CC}}{CS} = Max., I_{OUT} = 0 \text{ mA},$ $\frac{V_{CS}}{CS} \leq V_{IL}$		600		500		400	mA
$I_{SB1}$	Automatic CS Power- Down Current	Max. $V_{CC}$ , $\overline{CS} \ge V_{IH}$ , Min. Duty Cycle = 100%		160		160		140	mA
$I_{SB2}$	Automatic CS Power- Down Current	$V_{CC} = Max., \overline{CS} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		80		80		80	mA


Shaded areas contain preliminary information.

### Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^{\circ}\text{C}, f = 1 \text{ MHz}, $ $V_{CC} = 5.0\text{V}$	35	pF
$C_{OUT}$	Output Capacitance	V CC = 3.0 V	15	pF

2. Tested on a sample basis.

#### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT



Notes: 1.  $V_{IL}(min.) = -3.0V$  for pulse widths less than 20 ns.



## Switching Characteristics Over the Operating Range<sup>[3]</sup>

		1622-15 1622-20		-20	1622	2-25	1622-30		1622-35		1622-45			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							•						
t <sub>RC</sub>	Read Cycle Time	15		20		25		30		35		45		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		30		35		45	ns
t <sub>OHA</sub>	Data Hold from Address Change			3		3		3		3		3		ns
t <sub>ACS</sub>	CS LOW to Data Valid		15		20		25		30		35		45	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10		15		20		25		30	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z		8		10		15		20		20		20	ns
t <sub>LZCS</sub>	CS LOW to Low Z	0		0		3		3		3		3		ns
t <sub>HZCS</sub>	CS HIGH to High Z <sup>[4]</sup>		6		8		15		20		20		20	ns
t <sub>PU</sub>	CS LOW to Power-Up	0		0		0	25	0	30	0	35	0	45	ns
t <sub>PD</sub>	CS HIGH to Power-Down		15		20		25		30		35		45	ns
WRITE CY	YCLE <sup>[5]</sup>	•		•	•	•	•	•		•	•	•	•	
t <sub>WC</sub>	Write Cycle Time	15		20		25		30		35		45		ns
t <sub>SCS</sub>	CS LOW to Write End	10		15		20		25		30		40		ns
$t_{AW}$	Address Set-Up to Write End	10		15		20		25		30		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		3		3		3		3		ns
$t_{SA}$	Address Set-Up to Write Start	2		2		2		2		2		2		ns
t <sub>PWE</sub>	WE Pulse Width	10		15		20		25		25		30		ns
$t_{\mathrm{SD}}$	Data Set-Up to Write End	8		12		15		20		20		25		ns
t <sub>HD</sub>	Data Hold from Write End	2		2		2		2		2		2		ns
$t_{LZWE}$	WE HIGH to Low Z	3		3		0		0	0 0			0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[4]</sup>	0	7	0	10	0	15	0	15	0	15	0	20	ns


Shaded areas contain preliminary information.

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.  $t_{HZCS}$  and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads and Waveforms. Transition is measured  $\pm 500$  mV from steady-
- state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.




## **Switching Waveforms**

### **Read Cycle No. 1**<sup>[6, 7]</sup>



Read Cycle No.  $2^{[6, 8]}$  $t_{RC}$ t<sub>ACS</sub> ŌΕ t<sub>HZOE</sub>  $t_{DOE}$ · t<sub>HZCS</sub> t<sub>LZOE</sub> -HIGH IMPEDANCE HIGH IMPEDANCE DATA VALID DATA OUT - t<sub>LZCS</sub> -ICC  $\begin{matrix} V_{CC} \\ SUPPLY \end{matrix}$ 50% - ISB CURRENT 1622-6

### Write Cycle No. 1 (WE Controlled)<sup>[5]</sup>




8. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.



# Switching Waveforms (continued)

## Write Cycle No. 2 (CS Controlled)[5, 9]



#### **Truth Table**

CS	ŌĒ	WE	Input/Output	Mode
Н	X	X	High Z	Deselect/Power-Down
L	L	Н	Data Out	Read
L	X	L	Data In	Write
L	Н	Н	High Z	Deselect

## **Ordering Information**

Speed	Ordering Code	Package Name	Package Type	Operating Range
15	CYM1622PV-15C	PV04	40-Pin Plastic VDIP Module	Commercial
20	CYM1622PV-20C	PV04	40-Pin Plastic VDIP Module	Commercial
25	CYM1622PV-25C	PV04	40-Pin Plastic VDIP Module	Commercial
30	CYM1622PV-30C	PV04	40-Pin Plastic VDIP Module	Commercial
35	CYM1622PV-35C	PV04	40-Pin Plastic VDIP Module	Commercial
45	CYM1622PV-45C	PV04	40-Pin Plastic VDIP Module	Commercial

Shaded areas contain preliminary information.


Document #: 38-M-00001-D

If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.



## **Package Diagram**

#### 40-Pin Plastic VDIP Module PV04



<sup>©</sup> Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.