

512K x 32 Static RAM Module

Features

- High-density 16-megabit SRAM module
- 32-bit standard footprint supports from 16Kx32 through 1Mx32
- High-speed CMOS SRAMs
 Access time of 25 ns
- Low active power4.4W (max.) at 25 ns
- Compatible with CYM1821, CYM1831, CYM1836, CYM1841, and CYM1851 JEDEC modules
- Available in 72-pin ZIP or SIMM/ Angled SIMM


Functional Description

The CYM1846 is a high-performance 16-megabit static RAM module organized as 512K words by 32 bits. This module is constructed from four 512K x 8 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four chip selects are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of the chip selects.

The CYM1846 is designed for use with standard 72-pin SIMM socket and ZIP

footprint. The pinout is compatible with the 64-pin JEDEC ZIP/SIMM module family (CYM1821, CYM1831, CYM1836, and CYM1841) and the 72-pin CYM1851. Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 1024K words (CYM1851). The standard SIMM can be used in Angled SIMM sockets.

Presence detect pins $(PD_0 - PD_3)$ are used to identify module memory density in applications where modules with alternate word depths can be interchanged.



Selection Guide

	1846-25	1846-30	1846-35
Maximum Access Time (ns)	25	30	35
Maximum Operating Current (mA)	800	800	800
Maximum Standby Current (mA)	240	240	240

Cypress Semiconductor Corporation

3901 North First Street



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

DC Voltage Applied to Outputs

DC Input Voltage -0.5V to +7.0V

Operating Range

Range	Ambient Temperature	$ m v_{cc}$	
Commercial	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 mA	2.4		V
$V_{ m OL}$	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V_{IL}	Input LOW Voltage		-0.5	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-10	+10	μΑ
I_{CC}	V _{CC} Operating Supply Current	$\frac{V_{CC}}{CS_N} = Max., I_{OUT} = 0 \text{ mA},$		800	mA
I_{SB1}	Automatic CS Power-Down Current ^[1]	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		240	mA
I_{SB2}	Automatic CS Power-Down Current ^[1]	$\begin{array}{l} \text{Max. V}_{\text{CC}}, \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \text{or V}_{\text{IN}} \leq 0.2\text{V} \end{array}$		40	mA


Capacitance^[2]

- Cuputiunite								
Parameter	Description	Test Conditions	Max.	Unit				
C _{INA}	Input Capacitance ($\overline{WE}, \overline{OE}, A_{0-18}$)	$T_A = 25^{\circ}\text{C}, f = 1 \text{ MHz}, $ $V_{CC} = 5.0\text{V}$	40	pF				
C_{INB}	Input Capacitance (CS)	VCC = 3.0 V	20	pF				
C_{OUT}	Output Capacitance		20	pF				

Notes

2. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O
$$\frac{167\Omega}{}$$
 O 1.73V

^{1.} A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.



Switching Characteristics Over the Operating Range^[3]


		1846	1846-25		1846-30		1846-35	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE		•						
t _{RC}	Read Cycle Time	25		30		35		ns
t _{AA}	Address to Data Valid		25		30		35	ns
t _{OHA}	Data Hold from Address Change	5		5		5		ns
t _{ACS}	CS LOW to Data Valid		25		30		35	ns
t _{DOE}	OE LOW to Data Valid		15		20		25	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		12		12		12	ns
t _{LZCS}	CS LOW to Low Z ^[4]	10		10		10		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		12		12		12	ns
t _{PD}	CS HIGH to Power-Down		25		30		35	ns
WRITE CYCL	E [6]	•	•	•	•	•	•	•
t _{WC}	Write Cycle Time	25		30		35		ns
t _{SCS}	CS LOW to Write End	20		25		30		ns
t _{AW}	Address Set-Up to Write End	20		25		30		ns
t _{HA}	Address Hold from Write End	3		3		3		ns
t _{SA}	Address Set-Up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		30		ns
t_{SD}	Data Set-Up to Write End	15		15		20		ns
t _{HD}	Data Hold from Write End	2		2		2		ns
t _{LZWE}	WE HIGH to Low Z	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[5]	0	12	0	12	0	12	ns

Notes:

- 3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- 4. At any given temperature and voltage condition, $t_{\rm HZCS}$ is less than $t_{\rm LZCS}$ for any given device. These parameters are guaranteed and not 100% tested.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5 \, pF$ as in part (b) of AC Test Loads and Waveforms. Transition is measured $\pm 500 \, mV$ from steady-state voltage.
- 6. The internal write time of the memory is defined by the overlap of \(\overline{\text{CS}}\) LOW and \(\overline{\text{WE}}\) LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Waveforms

Read Cycle No. 1^[7, 8]




1846-13




Switching Waveforms (continued)

Read Cycle No. 2^[7, 9]



Write Cycle No. 1 (WE Controlled)^[6]




- Notes: 7. WE is HIGH for read cycle.
- 8. Device is continuously selected, $\overline{CS} = V_{IL}$, and $\overline{OE} = V_{IL}$.
- 9. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.



Switching Waveforms (continued)

Write Cycle No. 2 (CS Controlled)[6, 10]



Note:

10. If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

Truth Table

CS	WE	ŌĒ	Inputs/Output	Mode
Н	X	X	High Z	Deselect/Power-Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information


Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
25	CYM1846PM-25C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846PZ-25C	PZ11	72-Pin Plastic ZIP Module	
30	CYM1846PM-30C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846PZ-30C	PZ11	72-Pin Plastic ZIP Module	
35	CYM1846PM-35C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846PZ-35C	PZ11	72-Pin Plastic ZIP Module	

Document #: 38-M-00073




Package Diagrams

72-Pin Plastic SIMM Module PM21



72-Pin Plastic ZIP Module PZ11



[©] Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.