

32K x 32 Static RAM Module

Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
 Access time of 25 ns
- 66-pin, 1.1-inch-square PGA package
- Low active power
 - -3.3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges

Functional Description


The CYM1828 is a very high performance 1-megabit static RAM module organized as 32K words by 32 bits. The module is constructed using four 32K x 8 static RAMs mounted onto a multilayer ceramic substrate. Four chip selects $(\overline{CS}_1, \overline{CS}_2, \overline{CS}_3, \overline{CS}_4)$ are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

Writing to each byte is accomplished when the appropriate chip selects (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW.

Data on the input/output pins (I/O) is written into the memory location specified on the address pins (A_0 through A_{14}).

Reading the device is accomplished by taking chip selects LOW while write enable remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins.

The data input/output pins remain in a high-impedance state when write enable is LOW or the appropriate chip selects are HIGH.



Selection Guide

	1828-25	1828-30	1828-35	1828-45	1828-55	1828-70	
Maximum Access Time (ns)		25	30	35	45	55	70
Maximum Operating Current (mA)	Commercial	600	600	600	600	600	600
	Military			600	600	600	600
Maximum Standby Current (mA)	Commercial	200	200	200	200	200	200
	Military			200	200	200	200

Cypress Semiconductor Corporation

3901 North First Street

San Jose

• CA 95134 •

• 408-943-2600



Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature -65° C to $+150^{\circ}$ C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State
DC Input Voltage0.5V to +7.0V

Operating Range

Range	Ambient Temperature	$ m V_{CC}$
Commercial	0°C to +70°C	$5V \pm 10\%$
Military	−55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

				1828		
Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4	V
V_{IH}	Input HIGH Voltage			2.2	V _{CC} +0.3	V
V_{IL}	Input LOW Voltage			-0.3	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}, V_{CC} = Max.$		-20	+20	μΑ
I_{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled		-20	+20	μΑ
I _{CCx32}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$			600	mA
	by 32 Mode	$\overline{\text{CS}} \leq V_{\text{IL}}$	L Version		400	
I _{CCx16}	V _{CC} Operating Supply Current				360	mA
	by 16 Mode	$\overline{\text{CS}} \leq V_{\text{IL}}$	L Version		230	
I _{CCx8}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$			240	mA
	by 8 Mode	$\overline{\text{CS}} \leq V_{\text{IL}}$	L Version		145	
I _{SB1}	Automatic CS Power-Down Current ^[1]	Max. V_{CC} ; $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%	1		200	mA
I_{SB2}	Automatic CS Power-Down Current ^[1]	Max. V_{CC} ; $\overline{CS} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$			100	mA

Capacitance^[2]


Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5.0$ V	50	pF
C_{OUT}	Output Capacitance	V CC = 3.0 V	20	pF

Notes: 1. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values

^{2.} Tested on a sample basis.



AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O $\frac{167\Omega}{}$ O 1.73V

Switching Characteristics Over the Operating Range^[3]

-		1828	3-25	1828-30		1828-35		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLI	E	•						
t _{RC}	Read Cycle Time	25		30		35		ns
t _{AA}	Address to Data Valid		25		30		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACS}	CS LOW to Data Valid		25		30		35	ns
t _{DOE}	OE LOW to Data Valid		15		17		20	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		15		15		25	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		3		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		15		15		25	ns
WRITE CYCI	$\Gamma \mathbf{E}_{[6]}$	·						
t _{WC}	Write Cycle Time	25		30		35		ns
t _{SCS}	CS LOW to Write End	20		25		30		ns
t_{AW}	Address Set-Up to Write End	20		25		30		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	20		25		25		ns
t_{SD}	Data Set-Up to Write End	15		20		17		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z	0		0		0		ns
t _{HZWE}	$\overline{ m WE}$ LOW to High ${ m Z}^{[5]}$	0	15	0	20	0	30	ns

Notes:

- 3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed by design and not 100% tested.
- t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steadystate voltage.
- 6. The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



Switching Characteristics Over the Operating Range (continued)^[3]

		182	8-45	1828-55		1828-70		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLI	E			•		•		
t _{RC}	Read Cycle Time	45		55		70		ns
t_{AA}	Address to Data Valid		45		55		70	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACS}	CS LOW to Data Valid		45		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		30		35	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		25		30		30	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		3		ns
t _{HZCS}	$\overline{\text{CS}}$ HIGH to High $Z^{[4,5]}$		25		30		30	ns
WRITE CYCI	E[6]		•	•	•	•	•	•
t_{WC}	Write Cycle Time	45		55		70		ns
t _{SCS}	CS LOW to Write End	40		45		55		ns
t _{AW}	Address Set-Up to Write End	40		45		55		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t_{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	30		35		45		ns
t_{SD}	Data Set-Up to Write End	25		30		40		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z	0		0		0		ns
t _{HZWE}	$\overline{\mathrm{WE}}$ LOW to High $\mathbf{Z}^{[5]}$	0	30	0	30	0	30	ns


Data Retention Characteristics (L Version Only)

			1828		
Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{DR}	V _{CC} for Retention Data	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$	2		V
I _{CCDR3}	Data Retention Current	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V or} \\ \text{V}_{\text{IN}} \le 0.2\text{V}, \text{V}_{\text{DR}} = 3.0\text{V}$		320	μΑ
t _{CDR} ^[7]	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.2 V_{OI}$ $V_{IN} \le 0.2 V, V_{DR} = 3.0 V$	0		ns
t _R ^[7]	Operation Recovery Time		t _{RC}		ns

Note: 7. Guaranteed, not tested.





Data Retention Waveform



Switching Waveforms

Read Cycle No. 1^[8, 9]






- Notes: 8. \overline{WE}_N is HIGH for read cycle. 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[6, 11]



Write Cycle No. 2 (\overline{CS} Controlled)^[6, 11, 12]



Notes

11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

12. If \overline{CS}_N goes HIGH simultaneously with \overline{WE}_N HIGH, the output remains in a high-impedance state.



Truth Table

\overline{CS}_N	ŌE	$\overline{\mathrm{WE}}_{\mathrm{N}}$	Input/Outputs	Mode
Н	X	X	High Z	Deselect/Power-Down
L	L	Н	Data Out	Read
L	X	L	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CYM1828HG-25C	HG01	66-Pin PGA Module	Commercial
30	CYM1828HG-30C	HG01	66-Pin PGA Module	Commercial
35	CYM1828HG-35C	HG01	66-Pin PGA Module	Commercial
	CYM1828LHG-35C	HG01	66-Pin PGA Module	1
	CYM1828HG-35MB	HG01	66-Pin PGA Module	Military
	CYM1828LHG-35MB	HG01	66-Pin PGA Module	1
45	CYM1828HG-45C	HG01	66-Pin PGA Module	Commercial
	CYM1828LHG-45C	HG01	66-Pin PGA Module	1
	CYM1828HG-45MB	HG01	66-Pin PGA Module	Military
	CYM1828LHG-45MB	HG01	66-Pin PGA Module	1
55	CYM1828HG-55C	HG01	66-Pin PGA Module	Commercial
	CYM1828LHG-55C	HG01	66-Pin PGA Module	1
	CYM1828HG-55MB	HG01	66-Pin PGA Module	Military
	CYM1828LHG-55MB	HG01	66-Pin PGA Module	1
70	CYM1828HG-70C	HG01	66-Pin PGA Module	Commercial
	CYM1828LHG-70C	HG01	66-Pin PGA Module	7
	CYM1828HG-70MB	HG01	66-Pin PGA Module	Military
	CYM1828LHG-70MB	HG01	66-Pin PGA Module	<u> </u>


Document #: 38-M-00042



Package Diagram

66-Pin PGA Module HG01





[©] Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.