

# 82420 PCIset-Compatible Level II Cache Modules

#### **Features**

- 128 Kbytes (CYM7420), 256 Kbytes (CYM7421) cache module organized as 32K by 32 or 64K by 32
- Tag width of 7/8 bits plus valid bit
- Independent dirty bit
- Operates with systems based on the Intel™ 82420 core logic
- Zero-wait state operation at 33 Mhz
- Constructed using standard asynchronous SRAMs
- 112-pin Burndy Connector, Part Number CELP2X56SC3Z48
- Single 5V (±5%) power supply


# • TTL-compatible inputs/outputs Functional Description

The CYM7420 module series is a family of cache memory subsystems for Intel 486-based systems. Each module contains either one or two banks of 32-bit wide Data SRAM, 8K/32K entries of 7/8-bit tag, and one Valid bit, and a single bit wide, separate I/O Dirty SRAM. CYM7420 has 8-bit tags, while CYM7421 support 7-bit tags. The address signals for the Data and Dirty SRAMs are latched.

The modules are configured as a 112-pin card-edge memory module. It is

constructed using standard asynchronous SRAMs in SOJ packages mounted on a multilayer epoxy laminate (FR4) substrate. The module dimensions are 3.145 inches long by 1.105 inches high by 0.365 inches thick.

These modules are designed for zero wait state operation in 486-based systems operating at a bus speed of 33 Mhz. They are designed for compatibility with the Intel 82420 PCIset and other chip sets. The baseline speed grade is built using 12 nanosecond Tag SRAMs and 20 nanosecond Data SRAMs.




#### **Selection Guide**

	CYM7420PB-20	CYM7421PB-20
Cache Size (KB)	128	256
Data SRAM (ns)	20	20
Dirty SRAM (ns)	15	15
Tag/Valid SRAM (ns)	12	12

Intel is a trademark of Intel Corporation.



#### **Pin Configuration**





# **Pin Descriptions**

Name	Description
A[18:4]	Host Address Bus
$A_3 - A_0$	Host Address Bit 3, Bank 0
$A_2 - A_0$	Host Address Bit 2, Bank 0
D[31:0]	Host Data Bus
$\overline{\text{CS}}_0$	Bank 0 Chip Set
WE[3:0]	Cache Byte Write Enables
$\overline{\text{OE}}_0$	Bank 0 Output Enable
ALE	Address Latch Enable
TAG[7:0]	Tag Data Bus
VALID	Valid Bit
TAGCS	Tag Chip Select
TAGOE	Tag Output Enable
TAGWE	Tag Write Enable
DIRTYI	Dirty Bit Input
DIRTYO	Dirty Bit Output
DIRTYCS	Dirty Chip Select
DIRTYWE	Dirty Write Enable
PD[4:0]	Presence Detect Output Pins
NC	No Connection
$A_3 - A_1$	Host Address Bit 3, Bank 1
$A_2 - A_1$	Host Address Bit 2, Bank 1
$\overline{\text{CS}}_1$	Bank 1 Chip Select
$\overline{\text{OE}}_1$	Bank 1 Output Enable

## **Presence Detect Table**

	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>
CYM7420	$V_{CC}$	NC	NC	NC	$V_{CC}$
CYM7421	$V_{CC}$	NC	NC	$V_{CC}$	NC



		-
Mla	ximum	Ratings

Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	$ m v_{cc}$	
Commercial	0°C to +70°C	$5V \pm 5\%$	

# Electrical Characteristics Over the Operating Range

			CYM7420 CYM7421		
Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{\mathrm{OH}}$	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4 \text{ mA}$	2.4		V
$V_{\mathrm{OL}}$	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8 \text{ mA}$		0.4	V
$V_{\mathrm{IH}}$	Input HIGH Voltage		2.2	V <sub>CC</sub> +0.3	V
$V_{\mathrm{IL}}$	Input LOW Voltage		-0.5	0.8	V
$I_{CC}$	V <sub>CC</sub> Operating Supply Current (CYM7420 only).	V <sub>CC</sub> =MAX, I <sub>OUT</sub> =0 mA, f=f <sub>MAX</sub>		1050	mA
$I_{CC}$	V <sub>CC</sub> Operating Supply Current (CYM7421 only).	$V_{CC}$ =MAX, $I_{OUT}$ =0 mA, $f$ = $f_{MAX}$		1800	mA

### **Ordering Information**


Cache Size	Ordering Code	Package Name	Package Type	Operating Range
128 Kbyte	CYM7420PB-20C	PM09	112-Pin Dual-Readout SIMM	Commercial
256 Kbyte	CYM7421PB-20C	PM10	112-Pin Dual-Readout SIMM	

Document #: 38-M-00065




#### **Package Diagrams**

#### 112-Pin Dual-Readout SIMM PM09



#### 112-Pin Dual-Readout SIMM PM10



<sup>©</sup> Cypress Semiconductor Corporation, 1994. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.