

128K/256K Cache Module for the Intel[™] 82420EX PCIset

Features


- 128 Kbyte (CYM7424) or 256 Kbyte (CYM7425) secondary cache module organized as 32K by 32 or 64K by 32
- Ideal for Intel 486-based systems with the 82420EX PCIset
- Supports 486 CPUs running at clock speeds up to 50 MHz
- Constructed using cost-effective CMOS asynchronous SRAMs
- On-board decoupling capacitors offer improved noise immunity
- 112-position Burndy connector, part # CELP2X56SC3Z48

- 5V (±5%) power supply
- TTL-compatible inputs/outputs Functional Description

These modules are designed specially to function as the secondary cache in Intel 486-based systems with the 82420EX (Aries) PCIset. Each module contains either one or two banks of 32-bit wide data SRAMs, a 9-bit wide tag, address latch, and byte write logic. Asynchronous CMOS SRAMs are used to provide a high-performance, low-cost, and low-power solution for CPU speeds up to 50 MHz. Multiple ground pins and on-board de-

coupling capacitors ensure maximum protection from noise.

Each module interfaces with the rest of the system via a 112-pin Burndy connector. All components on the cache module are surface mounted on a multi-layer epoxy laminate (FR-4) substrate. The package dimensions are 3.145 " x 0.380" x 1.105". All inputs and outputs of the CYM7424 and CYM7425 cache modules are TTL compatible and operate from a single 5V power supply. The contact pins are plated with 100 micro-inches of nickel covered by 10 micro-inches of gold flash.




Selection Guide

	CYM7424-20	CYM7425-20
Cache Size (KB)	128	256
Data SRAM (ns)	20	20
Tag/Valid SRAM (ns)	15	15

Intel 82420EX PCIset is a trademark of Intel Corporation.







Pin Configuration

Dual Read-out SIMM Top View 1 GND 2 D1 3 D3 4 D D5 5 D D7 6 D VCC 7 D NC GND □ 57 58 D₀ | 57 D₀ | 58 D₂ | 59 D₄ | 60 D₆ | 61 V_{CC} | 62 NC 8 D₉ 9 D₁₁ 10 D₁₃ 11 GND 12 D₁₅ 13 D₁₇ 14 D₁₉ 15 D₂₁ D₂₀ | 71 16 V_{CC} 17 D₂₃ 18 NC D₂₄ | 75 19 D₂₅ 20 D₂₇ 21 GND 22 D₂₉ $D_{26} \square 76$ GND $\square 77$ 23 D₃₁ D₃₀ □ 79 NC ☐ 80 24 \ NC CI3O2 | 81 25 CI3E 26 V_{CC} 27 A₅ 28 A₇ A₆ □ 84 29 \ A₉ A₈ ☐ 85 A₁₀ □ 86 30 A₁₁ 31 A₁₃ 32 A₁₅ 33 A₁₇ 34 NC 35 GND 36 NC 37 ☐ TAG₁ 41 ☐ TAG₇ 42 ☐ TAG₈ CWE₀ □ 99 43 CWE₁ (CYM7425 only) 44 COE₁ (CYM7425 only) 45 V_{CC} COE₀ 100 V_{CC} □ 101 46 GND 47 BE₁ 48 BE₃ 49 ADS GND □ 102 BE₀ C 103 104 EADS | 105 V_{CC} [W/R [50 V_{CC} 51 NC 52 TCS 106 107 TWE 108 PD₀ [PD₂ [NC [53 PD₁ 54 NC 55 NC 56 GND 109 110 111 CYM7424-3 GND [112



Pin Descriptions

Name	Description		
$A_4 - A_{18}$	Cache Address Inputs		
CI3O2, CI3E	Cache Index Address Inputs		
D_0-D_{31}	Cache Data Input/Outputs		
$\overline{\mathrm{BE}}_0 - \overline{\mathrm{BE}}_3$	Byte Enable Inputs		
CWE ₀	Bank 0 Write Enable Input		
CWE ₁	Bank 1 Write Enable Input		
$\overline{\text{COE}}_0$	Bank 0 Output Enable		
COE ₁	Bank 1 Output Enable		
W/\overline{R}	Write/Read Input		
ADS	CPU Address Strobe Input		
EADS	External Address Strobe Input		
TAG_0-TAG_8	Tag Data Input/Output		
TWE	Tag Write Input		
TCE	Tag Chip Enable Input		
PD ₀ -PD ₂	Presence Detect Pins		
NC	No Connection		

Presence Detect Table

	PD ₂	PD ₁	PD_0
CYM7424	NC	V_{CC}	NC
CYM7425	NC	NC	V_{CC}

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

DC Input Voltage	-0.5V to	+7.0V
Output Current into Outputs (LOW)		20 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$	
Commercial	0°C to +70°C	$5V \pm 5\%$	



Electrical Characteristics Over the Operating Range

			CYM7424 CYM7425		
Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = 4 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.2	V _{CC} +0.3	V
V_{IL}	Input LOW Voltage		-0.5	0.8	V
I_{CC}	V _{CC} Operating Supply Current (CYM7424 only.)	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$		1250	mA
I_{CC}	V _{CC} Operating Supply Current (CYM7425 only.)	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$		1850	mA
I_{SB1}	Automatic CS Power-Down Current (CYM7424)	$\begin{array}{c} \text{Max. V}_{CC}, \text{CS} \geq \text{V}_{IH}, \text{f=fmax} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or } \text{V}_{IN} \leq \text{V}_{IL} \end{array}$		550	mA
I_{SB2}	Automatic CS Power-Down Current (CYM7425)	$\begin{array}{c} \text{Max. V}_{\text{CC}}, \text{CS} \geq \text{V}_{\text{IH}}, \text{f=0} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V or V}_{\text{IN}} \leq 0.3 \text{V} \end{array}$		360	mA
I_{SB1}	Automatic CS Power-Down Current	$\begin{array}{l} \text{Max. V}_{CC}, \text{CS} \geq \text{V}_{IH}, \text{f=fmax} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or } \text{V}_{IN} \leq \text{V}_{IL} \end{array}$		800	mA
I_{SB2}	Automatic CS Power-Down Current	$\begin{array}{l} \text{Max. V}_{\text{CC}}, \text{CS} \geq \text{V}_{\text{IH}}, \text{f=0} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V or V}_{\text{IN}} \leq 0.3 \text{V} \end{array}$		420	mA

Ordering Information


Cache Memory Size	Ordering Code	Package Name	Package Type	Operating Range
128 Kbyte	CYM7424PB-20C	PM11	112-Pin Dual-Readout SIMM	Commercial
256 Kbyte	CYM7425PB-20C	PM12	112-Pin Dual-Readout SIMM	Commercial

Document #: 38-M-00067




Package Diagram

112-Pin Dual-Readout SIMM PM11



112-Pin Dual-Readout SIMM PM12



[©] Cypress Semiconductor Corporation, 1994. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.