

SI 82C590 Chip Set Level II Cache Module Family

Features

- Pin-compatible secondary cache module family
- Asynchronous (CYM74A590) or synchronous (CYM74S590, CYM74S591) configurations with presence and configuration detect pins
- **Ideal for Intel P54C-based systems** with the VLSI 82C590 chip set
- Operates at 60 and 66 MHz
- Uses cost-effective CMOS asynchronous SRAMs or high-performance synchronous SRAMs
- 160-position Burndy DIMM CELP2X80SC3Z48 connector
- 3.3V inputs/outputs

Functional Description


This family of secondary cache modules is designed for Intel P54C systems with the VLSI 82C590 chip set.

CYM74A590 asynchronous is an 256-Kbyte cache module that provides a low-cost, high-performance solution for CPU bus speeds up to 66 MHz. The CYM74A590 is organized as 32K by 64.

The CYM74S590 and CYM74S591 are synchronous cache modules that provide zero wait-state performance at a bus speed of 66 MHz. The CYM74S590 is a 256-Kbyte cache module with byte parity. The CYM74S591 is a 512-Kbyte cache module with byte parity.


Multiple ground pins and on-board decoupling capacitors ensure high performance with maximum noise immunity.

All components on the cache modules are surface mounted on a multi-layer epoxy laminate (FR-4) substrate. All inputs and outputs of this family of modules are (3.3V) TTL compatible. Provisions are made on-board to support both mixedmode (5V/3.3V) and 3.3V-only SRAMs. The contact pins are plated with 100 micro-inches of nickel covered by 10 micro-inches of gold flash.



Intel is a trademark of Intel Corporation.






Selection Guide

| | 74A590-60 | 74A590-66 | 74S590-60 | 74S590-66 | 74S591-60 | 74S591-66 |
|-----------------------|------------------------|------------------------|------------------------|-----------------------|---------------------------|-----------------------|
| Cache Size (KB) | 256 | 256 | 256 | 256 | 512 | 512 |
| System Clock (MHz) | 60 | 66 | 60 | 66 | 60 | 66 |
| RAM Clock | Asynchronous | Asynchronous | Synchronous | Synchronous | Synchronous | Synchronous |
| RAM Speed | t _{AA} =15 ns | t _{AA} =15 ns | $t_{\rm CDV}$ =10.5 ns | $t_{\rm CDV}$ =8.5 ns | t _{CDV} =10.5 ns | $t_{\rm CDV}$ =8.5 ns |



Pin Configuration

Dual Read-Out SIMM (DIMM) Top View







Pin Definitions

| Signal Name | Description | |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|--|
| V_{CC} | 5V Supply | |
| V_{CCQ} | 3.3V Supply | |
| GND | Ground | |
| A ₇ -A ₁₉ | Addresses from processor | |
| $A_{3-0}, A_{4-0}, A_{5-0}, A_{6-0}$ | Lower address from chip set for bank0, identical to the bank1 addresses | |
| $A_{3-1}, A_{4-1}, A_{5-1}, A_{6-1}$ | Lower address from chip set for bank1, identical to the bank0 addresses | |
| $\overline{CE}_0, \overline{CE}_1$ | Chip Enable (same signal) | |
| \overline{OE}_0 , \overline{OE}_1 | Output Enable (same signal) | |
| $\overline{\frac{\overline{WE}_0}{WE_4}}, \overline{\frac{\overline{WE}_1}{WE_5}}, \overline{\frac{\overline{WE}_2}{WE_6}}, \overline{\frac{\overline{WE}_3}{WE_7}}$ | Byte Write Enables | |
| CALE | Latch Enable – CYM74A590 only | |
| PD_0-PD_2 | Presence Detect pins | |
| D_0-D_{63} | Data lines from processor | |
| DP_0-DP_7 | Data Parity lines (Optional), CYM74S590 or CYM74S591 only | |
| ADSP0, ADSP1 | Processor Address Strobe, CYM74S590 or CYM74S591 only | |
| ADSC0,ADSC1 | Cache Controller Address Strobe, CYM74S590 or CYM74S591 only | |
| $\overline{\text{ADV0}}, \overline{\text{ADV1}}$ | Burst Address Advance - CYM74S590 or CYM74S591 only | |
| CLK0, CLK1, CLK2, CLK3 | Clock signals | |
| NC | Signal not connected on module. | |

Presence Detect Pins

| | PD ₂ | PD ₁ | PD_0 |
|--------------------------|-----------------|-----------------|--------|
| Asynchronous – CYM74A590 | NC | GND | NC |
| Synchronous – CYM74S590 | GND | GND | NC |
| Synchronous – CYM74S591 | GND | GND | GND |





Maximum Ratings

| (Above which the useful life may be impaired. For user guidelines, not tested.) |
|---------------------------------------------------------------------------------|
| Storage Temperature -55° C to $+125^{\circ}$ C |
| Ambient Temperature with Power Applied |
| 3.3V Supply Voltage to Ground Potential \dots -0.5V to +4.6V |
| 5V Supply Voltage to Ground Potential $-0.5V$ to $+5.25V$ |
| DC Voltage Applied to Outputs in High Z State0.5V to +4.6V |

| DC Input Voltage0.5V to +4 | 1.6V |
|-----------------------------------|------|
| Output Current into Outputs (LOW) | mΑ |

Operating Range

| Range | Ambient Temperature | $ m v_{cc}$ |
|------------|----------------------------------|--------------------------------|
| Commercial | 0° C to $+70^{\circ}$ C | $5V \pm 5\%$ $3.3V \pm 5\%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Condition | Min. | Max. | Unit |
|--------------------------|------------------------------------------|---------------------------------------------------------------|------|-----------------|------|
| $V_{ m IH}$ | Input HIGH Voltage | | 2.2 | $V_{CCQ} + 0.3$ | V |
| V_{IL} | Input LOW Voltage | | -0.3 | 0.8 | V |
| V _{OH} | Output HIGH Voltage | V_{CC} =Min. $I_{OH} = -4 \text{ mA}$ | 2.4 | | V |
| V_{OL} | Output LOW Voltage | V_{CC} =Min. $I_{OL} = 8 \text{ mA}$ | | 0.4 | V |
| I _{CC (74A590)} | V _{CC} Operating Supply Current | V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC} | | 1500 | mA |
| I _{CC (74S590)} | V _{CC} Operating Supply Current | V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC} | | 1500 | mA |
| I _{CC (74S591)} | V _{CC} Operating Supply Current | V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC} | | 1500 | mA |

Ordering Information


| Speed (MHz) | Ordering Code | Package Name | Package Type | Description | Operating Range |
|----------------|-----------------|-----------------|---------------------------|---------------------|--------------------|
| 60 | CYM74A590PM-60C | PM25 | 160-Pin Dual-Readout SIMM | Asynchronous 256 KB | Commercial |
| | CYM74S590PM-60C | PM26 | 160-Pin Dual-Readout SIMM | Synchronous 256 KB | |
| | CYM74S591PM-60C | PM26 | 160-Pin Dual-Readout SIMM | Synchronous 512 KB | |
| 66 | CYM74A590PM-66C | PM25 | 160-Pin Dual-Readout SIMM | Asynchronous 256 KB | Commercial |
| | CYM74S590PM-66C | PM26 | 160-Pin Dual-Readout SIMM | Synchronous 256 KB | |
| | CYM74S591PM-66C | PM26 | 160-Pin Dual-Readout SIMM | Synchronous 512 KB | |

Document #: 38-M-00075




Package Diagrams

160-Pin Dual-Readout SIMM PM25



160-Pin Dual-Readout SIMM PM26



[©] Cypress Semiconductor Corporation, 1994. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.