

8K x 8 EPROM

Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
 - 70 ns (commercial)
- Low power
 - -440 mW (commercial)
 - 530 mW (military)
- Super low standby power
 - Less than 85 mW when deselected
- EPROM technology 100% programmable
- 5V ±10% V_{CC}, commercial and military


• TTL-compatible I/O

Functional Description

The CY27C64 is a high-performance 8192 word by 8 bit CMOS PROM. When deselected, the CY27C64 automatically powers down into a low-power standby mode. It is packaged in a 600-mil-wide package. The reprogrammable packages are equipped with an erasure window; when exposed to UV light, these EPROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The EPROM cell requires only 12.5V for the super voltage and low-current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each EPROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{OE} and \overline{CE} . The contents of the memory location addressed by the address lines (A_0 through A_{12}) will become available on the output lines (O_0 through O_7).



Selection Guide

		27C64-70	27C64-90	27C64-120	27C64-150	27C64-200
Maximum Access Time (ns)		70	90	120	150	200
Maximum Operating	Commercial	80	80	80	80	80
Current (mA)	Military	100	100	100	100	100
Maximum Standby	Commercial	15	15	15	15	15
Current (mA)	Military	15	15	15	15	15

Note:

Pins 1 and 17 are common and tied to the die attach pad. They should not be used.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential (DIP Pin 28 to Pin 14)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
DC Program Voltage

Static Discharge Voltage	> 2001V
Latch-Up Current >	200 mA
UV Exposure	sec/cm ²

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0° C to $+70^{\circ}$ C	$5V \pm 10\%$
Industrial ^[2]	-40°C to +85°C	5V ± 10%
Military ^[3]	−55°C to +125°C	$5V \pm 10\%$

Electrical Characteristics Over the Operating Range^[4, 5]

Parameter	Description	Test Conditions	Test Conditions		Max.	Unit
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 16.0 mA			0.4	V
V_{IH}	Input HIGH Voltage			2.0		V
$V_{\rm IL}$	Input LOW Voltage				0.8	V
I_{IX}	Input Current	$GND \leq V_{IN} \leq V_{CC}$	$GND \le V_{IN} \le V_{CC}$		+10	μΑ
V_{CD}	Input Diode Clamp Voltage			Not	te 5	
I_{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{OUT} \leq V_{CC}, \\ \text{Output Disabled} \end{array}$	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		+10	μΑ
I_{OS}	Output Short Circuit Current ^[6]	$V_{CC} = Max., V_{OUT} = GND$	$V_{CC} = Max., V_{OUT} = GND$		-90	mA
I_{CC}	Power Supply Current	$V_{CC} = Max., V_{IN} = 2.0V,$	Com'l		80	mA
		$I_{OUT} = 0 \text{ mA}$ $f=10 \text{ MHz}$	Mil		100	
I_{SB}	Standby Supply Current	Chip Enable Inactive,	Com'l		15	mA
		$\overline{\text{CE}} = \text{V}_{\text{IH}}, \text{I}_{\text{OUT}} = 0 \text{ mA}$	Mil		15	1

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C_{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

- Notes:
 2. Contact a Cypress representative regarding industrial temperature range specification.
- 3. T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- See the "Introduction to CMOS NVMs" section of the Cypress Data Book for general information on testing.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.



AC Test Loads and Waveforms

Test Load



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O R_{TH} 100Ω 2.0V 2.0V

Switching Characteristics Over the Operating Range^[2,3,5]

		27C6	4-70	27C6	4-90	27C64	-120	27C64	-150	27C64-	-200	
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t _{AA}	Address to Output Valid		70		90		120		150		200	ns
t _{HZCE}	Chip Enable Inactive to High Z		45		45		45		45		45	ns
t _{HZOE}	Output Enable Inactive to High Z		25		25		30		30		30	ns
t _{OE}	Output Enable Active to Output Valid		40		40		50		50		50	ns
t_{CE}	Chip Enable Active to Output Valid		70		90		120		150		200	ns
t _{OH}	Data Hold from Address Change	3		3		3		3		3		ns
t _{PU}	Chip Enable Active to Power-Up		70		90		120		150		200	ns
t _{PD}	Chip Enable Inactive to Power-Down		70		90		120		150		200	ns



Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure time would be approximately 35 minutes. The CY27C64 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the

EPROM is exposed to high-intensity UV light for an extended period of time.

7258 Wsec/cm² is the recommended maximum dosage.

Programming Modes


Programming support is available from Cypress as well as from a number of third party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative. When programming, select the Cypress CY7C266 algorithm.

Table 1. Mode Selection

			Pin Function ^[7, 8]						
	Normal Operation	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	CE	ŌĒ	$D_7 - D_0$
Mode	Program	VFY	PGM	LAT	NA	NA	CE	V_{PP}	$D_7 - D_0$
Rea	d	A ₈	A_9	A ₁₀	A ₁₁	A ₁₂	$V_{\rm IL}$	V_{IL}	$O_7 - O_0$
Stan	ıdby	X	X	X	X	X	V_{IH}	X	Three-Stated
Out	put Disable	A_8	A_9	A ₁₀	A ₁₁	A ₁₂	$V_{\rm IL}$	V_{IH}	Three-Stated
Prog	gram	V_{IHP}	$V_{\rm ILP}$	$V_{\rm ILP}$	$V_{\rm ILP}$	$V_{\rm ILP}$	$V_{\rm ILP}$	V_{PP}	$D_7 - D_0$
Prog	gram Verify	V_{ILP}	V_{IHP}	$V_{\rm ILP}$	V_{ILP}	V_{ILP}	V_{ILP}	V_{PP}	$O_7 - O_0$
Prog	gram Inhibit	nibit V _{IHP} V _{IHP} V _{ILP} V _{ILP} V _{ILP} V _{ILP} V _{PP}		V_{PP}	Three-Stated				
Blan	nk Check	$V_{\rm ILP}$	V_{IHP}	$V_{\rm ILP}$	V_{ILP}	V_{ILP}	V_{ILP}	V_{PP}	$O_7 - O_0$

Notes:

Address A₈ – A₁₂ must be latched through lines A₀ – A₄ in Programming modes.








Figure 1. Programming Pinout


^{7.} X = "don't care" but must not exceed $V_{CC} + 5\%$.





Typical DC and AC Characteristics



















Ordering Information^[9]

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY27C64-70JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY27C64-70PC	P15	28-Lead (600-Mil) Molded DIP	
	CY27C64-70WC	W16	28-Lead (600-Mil) Windowed CerDIP	
90	CY27C64-90JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY27C64-90PC	P15	28-Lead (600-Mil) Molded DIP	
	CY27C64-90WC	W16	28-Lead (600-Mil) Windowed CerDIP	
120	CY27C64-120JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY27C64-120PC	P15	28-Lead (600-Mil) Molded DIP	
	CY27C64-120WC	W16	28-Lead (600-Mil) Windowed CerDIP	
150	CY27C64-150JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY27C64-150PC	P15	28-Lead (600-Mil) Molded DIP	
	CY27C64-150WC	W16	28-Lead (600-Mil) Windowed CerDIP	
200	CY27C64-200JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY27C64-200PC	P15	28-Lead (600-Mil) Molded DIP	
	CY27C64-200WC	W16	28-Lead (600-Mil) Windowed CerDIP	

Note:

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
$V_{ m IH}$	1, 2, 3
$V_{ m IL}$	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3
I_{SB}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{AA}	7, 8, 9, 10, 11
t _{OE}	7, 8, 9, 10, 11
$t_{\rm CE}$	7, 8, 9, 10, 11


Document #: 38-00448

Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.




Package Diagrams

32-Lead Plastic Leaded Chip Carrier J65



28-Lead (600-Mil) Molded DIP P15






Package Diagrams (continued)

28-Lead (600-Mil) Windowed CerDIP W16

MIL-STD-1835 D-10 Config. A



[©] Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.