

### **Features**


- CMOS for optimum speed/power
- High speed (commercial and military)
  - -15-ns address set-up
  - 12-ns clock to output
- Low power
  - 660 mW (commercial)
  - 770 mW (military)
- On-chip edge-triggered registers
  - Ideal for pipelined microprogrammed systems

- On-chip diagnostic shift register
  - For serial observability and controllability of the output register
- EPROM technology
  - -100% programmable
  - Reprogrammable (7C269W)
- 5V  $\pm 10\%$  V<sub>CC</sub>, commercial and military
- Capable of withstanding >2001V static discharge
- Slim 300-mil, 28-pin plastic or hermetic DIP

# 8K x 8 Registered Diagnostic PROM

# **Functional Description**

The CY7C269 is a 8K x 8 registered diagnostic PROM. It is organized as 8,192 words by 8 bits wide, and has both a pipeline output register and an onboard diagnostic shift register. The device features a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the 8,193rd byte in the PROM, and may be programmed to any desired value.



### **Selection Guide**

			7C269-25	7C269-40	7C269-50
Minimum Address Set-Up Tin	15	25	40	50	
Maximum Clock to Output (no	Maximum Clock to Output (ns)		15	20	25
Maximum Operating Current	Commercial	120	120	100	80
(mA)	Military	140	140		120



# Functional Description (continued)

The CY7C269 is optimized for applications that require diagnostics in a minimum amount of board area. Packaged in 28 pins, it has 13 address signals ( $A_0$  through  $A_{12}$ ), 8 data out signals ( $O_0$  through  $O_7$ ),  $\overline{E/I}$  (Enable or Initialize), and CLOCK (pipeline and diagnostic clock). Additional diagnostic signals consist of MODE, SDI (shift in), and SDO (shift out). Normal pipelined operation and diagnostic operation are mutually exclusive.

When the MODE signal is LOW, the 7C269 operates in a normal pipelined mode. CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the 7C269 is programmed to perform either the Enable or the Initialize function. If the  $\overline{\rm E/I}$  pin is used for a  $\overline{\rm INIT}$  (asynchronous initialize) function, the outputs are permanently enabled and the initialize word is loaded into the pipeline register on a HIGH to LOW transition of the  $\overline{\rm INIT}$  signal. The  $\overline{\rm INIT}$  LOW disables CLOCK and must return high to reenable CLOCK. If the  $\overline{\rm E/I}$  pin is used for an enable signal, it may be programmed for either synchronous or asynchronous operation.

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with
Power Applied
DC Voltage Applied to Outputs
in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
DC Program Voltage
UV Exposure 7258 Wsec/cm <sup>2</sup> Static Discharge Voltage 2001V
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)

When the MODE signal is HIGH, the 7C269 operates in the diagnostic mode. The  $\overline{E/I}$  signal becomes a secondary mode signal designating whether to shift the diagnostic shift register or to load either the diagnostic register or the pipeline register. If  $\overline{E/I}$  is HIGH, it shifts SDI into the least-significant location of the diagnostic register and all bits one location toward the most-significant location on each rising edge. The contents of the most-significant location in the diagnostic register are available on the SDO pin.

If the  $\overline{E/I}$  signal is LOW, SDI becomes a direction signal, transferring the contents of the diagnostic register into the pipeline register when SDI is LOW. When SDI is HIGH, the contents of the output pins are transferred into the diagnostic register. Both transfers occur on a LOW to HIGH transition of the CLOCK. If the outputs are enabled, the contents of the pipeline register are transferred into the diagnostic register. If the outputs are disabled, an external source of data may be loaded into the diagnostic register. In this condition, the SDO signal is internally driven to be the same as the SDI signal, thus propagating the "direction of transfer information" to the next device in the string.

Latch-Up Current ......>200 mA

# **Operating Range**

Range	Ambient Temperature	$ m v_{cc}$
Commercial	$0^{\circ}$ C to $+70^{\circ}$ C	$5V \pm 10\%$
Industrial <sup>[1]</sup>	-40°C to +85°C	5V ± 10%
Military <sup>[2]</sup>	−55°C to +125°C	$5V \pm 10\%$

### Notes:

- Contact a Cypress representative for industrial temperature range specifications.
- 2. T<sub>A</sub> is the "instant on" case temperature.



# **Electrical Characteristics** Over the Operating Range<sup>[3, 4]</sup>

				7C269	-15, 25	7C26	9-40	7C269-50		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -2.0 mA		2.4						V
		$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA				2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$ Co	m'l		0.4					V
		$V_{CC} = Min., I_{OL} = 6.0 \text{ mA}$ M	il		0.4					1
		$V_{CC} = Min., I_{OL} = 12.0 \text{ mA}$ Co	m'l				0.4		0.4	V
		$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$ M	il				0.4		0.4	
$V_{IH}$	Input HIGH Voltage			2.0		2.0		2.0		V
$V_{\rm IL}$	Input LOW Voltage				0.8		0.8		0.8	V
$I_{IX}$	Input Load Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
$I_{OZ}$	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-40	+40	-40	+40	-40	+40	μΑ
$I_{OS}^{[5]}$	Output Short Circuit Current				90		90		90	mA
$I_{CC}$	V <sub>CC</sub> Operating Supply	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ Co	m'l		120		100		80	mA
	Current	M	il		140				120	1
$V_{PP}$	Programming Supply Voltage			12	13	12	13	12	13	V
$I_{PP}$	Programming Supply Current				50		50		50	mA
$V_{\mathrm{IHP}}$	Input HIGH Programming Voltage			3.0		3.0		3.0		V
$V_{ILP}$	Input LOW Programming Voltage				0.4		0.4		0.4	V

# Capacitance<sup>[4, 6]</sup>


Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
$C_{OUT}$	Output Capacitance	$V_{CC} = 5.0V$	10	pF

- Notes:
  3. See the last page of this specification for Group A subgroup testing information.
- See Introduction to CMOS PROMs in this Data Book for general information on testing.
- 5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.



# **AC Test Loads and Waveforms**


# Test Load for −15 through −25 speeds



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O 
$$R_{\text{TH}} 200\Omega$$
 O  $250\Omega$  MIL

# Test Load for −40 through −50 speeds



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O

R<sub>TH</sub>  $100\Omega$ O 2.0V

# Switching Characteristics Over the Operating Range<sup>[3, 4]</sup>

		7C26	9-15	7C26	9-25	7C269-40		7C269-50		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
$t_{AS}$	Address Set-Up to Clock	15		25		40		50		ns
t <sub>AH</sub>	Address Hold from Clock	0		0		0		0		ns
t <sub>CO</sub>	Clock to Output Valid		12		15		20		25	ns
t <sub>PWC</sub>	Clock Pulse Width	12		15		15		20		ns
t <sub>SES</sub>	E <sub>S</sub> Set-Up to Clock (Sync Enable Only)	12		15		15		15		ns
t <sub>HES</sub>	$\overline{\mathbb{E}}_{S}$ Hold from Clock	5		5		5		5		ns
t <sub>DI</sub>	INIT to Out Valid		15		18		25		35	ns
t <sub>RI</sub>	INIT Recovery to Clock	12		15		20		25		ns
t <sub>PWI</sub>	INIT Pulse Width	12		15		25		35		ns
t <sub>COS</sub>	Output Valid from Clock (Sync. Mode)		12		15		20		25	ns
t <sub>HZC</sub>	Output Inactive from Clock (Sync. Mode)		12		15		20		25	ns
t <sub>DOE</sub>	Output Valid from E LOW (Async. Mode)		12		15		20		25	ns
t <sub>HZE</sub>	Output Inactive from E HIGH (Async. Mode)		12		15		20		25	ns




# Diagnostic Mode Switching Characteristics Over the Operating Range<sup>[3, 4]</sup>

			7C26	9-15	7C26	9-25	7C269	-40,50	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>SSDI</sub>	Set-Up SDI to Clock	Com'l	20		25		30		ns
		Mil	25		30		35		1
t <sub>HSDI</sub>	SDI Hold from Clock	Com'l	0		0		0		ns
		Mil	0		0		0		1
$t_{ m DSDO}$	SDO Delay from Clock	Com'l		20		25		30	ns
		Mil		25		30		40	1
$t_{ m DCL}$	Minimum Clock LOW	Com'l	20		25		25		ns
		Mil	25		25		25		1
t <sub>DCH</sub>	Minimum Clock HIGH	Com'l	20		25		25		ns
		Mil	25		25		25		1
t <sub>SM</sub>	Set-Up to Mode Change	Com'l	20		25		25		ns
		Mil	25		30		30		1
t <sub>HM</sub>	Hold from Mode Change	Com'l	0		0		0		ns
		Mil	0		0		0		1
t <sub>MS</sub>	Mode to SDO	Com'l		20		25		25	ns
		Mil		25		30		30	1
t <sub>SS</sub>	SDI to SDO	Com'l		30		40		40	ns
		Mil		35		40		45	1
t <sub>SO</sub>	Data Set-Up to DCLK	Com'l	20		25		25		ns
		Mil	25		30		30		1
t <sub>HO</sub>	Data Hold from DCLK	Com'l	10		10		10		ns
		Mil	13		13		15		1

# **Switching Waveforms**<sup>[3, 4]</sup>

# Pipeline Operation (Mode = 0)




C269-7




# Switching Waveforms<sup>[3, 4]</sup> (continued)

# Diagnostic Application (Shifting the Shadow Register $^{[7]}$ )



# **Diagnostic Application (Parallel Data Transfer)**



- Notes:
  7. Diagnostic register = shadow register = shift register.
- 8. Asynchronous enable mode only.

The mode transition to HIGH latches the asynchronous enable state. If the enable state is changed and held before leaving the diagnostic mode (mode H \( \bullet \) L) then the output impedance change delay is t<sub>MS</sub>.



# Bit Map Data


Programmer A	Address (Hex.)	RAM Data
Decimal	Hex	Contents
0	0	Data
•	•	•
8191 8192 8193	1FFF 2000 2001	Data Init Byte Control Byte

## Control Byte

- 00 Asynchronous output enable (default condition)
- 01 Synchronous output enable
- 02 Asynchronous initialize

# **Programming Modes**

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.



**Figure 1. Programming Pinouts** 



# **Mode Selection**


				I	Pin Functi	ion <sup>[10]</sup>			
	Read or Output Disable	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	A <sub>6</sub>	A <sub>5</sub>	$A_4 - A_3$	A <sub>2</sub>	$\mathbf{A_1}$
Mode	Other	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	A <sub>6</sub>	A <sub>5</sub>	$A_4 - A_3$	A <sub>2</sub>	A <sub>1</sub>
Read		A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Load	SR to PR	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Load	Output to SR	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Shift	SR	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Asyno	chronous Enable Read	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Synch	ronous Enable Read	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Asyno	chronous Initialization Read	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Progr	am Memory	A <sub>12</sub>	$A_{11}$	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Progr	am Verify	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Progr	am Inhibit	A <sub>12</sub>	A <sub>11</sub>	$A_{10} - A_7$	$A_6$	$A_5$	$A_4 - A_3$	$A_2$	$A_1$
Progr	Program Synchronous Enable		$V_{IHP}$	$A_{10} - A_7$	$V_{IHP}$	$V_{PP}$	$A_4 - A_3$	$V_{IHP}$	$A_1$
Progr	Program Initialize		$V_{IHP}$	$A_{10} - A_7$	$V_{IHP}$	$V_{PP}$	$A_4 - A_3$	$V_{\rm ILP}$	$A_1$
Progr	am Initial Byte	A <sub>12</sub>	$V_{ILP}$	$A_{10} - A_7$	$V_{IHP}$	$V_{PP}$	$A_4 - A_3$	$V_{ILP}$	$A_1$


				P	in Funct	$cion^{[10]}$		
	Read or Output Disable	A <sub>0</sub>	MODE	CLK	SDI	SDO	E, Ī	$O_7 - O_0$
Mode	Other	A <sub>0</sub>	PGM	CLK	NA	VFY	$V_{PP}$	$D_7 - D_0$
Read		$A_0$	$V_{\mathrm{IL}}$	$V_{\rm IL}/V_{\rm IH}$	X	High Z	$V_{\mathrm{IL}}$	$O_7 - O_0$
Load	SR to PR	$A_0$	$V_{\mathrm{IH}}$	$V_{\rm IL}/V_{\rm IH}$	$V_{\mathrm{IL}}$	SDI	$V_{\mathrm{IL}}$	$O_7 - O_0$
Load	Output to SR	$A_0$	$V_{\mathrm{IH}}$	$V_{\rm IL}/V_{\rm IH}$	$V_{\mathrm{IH}}$	SDI	$V_{\mathrm{IL}}$	$O_7 - O_0$
Shift	Shift SR		$V_{\mathrm{IH}}$	$V_{\rm IL}/V_{\rm IH}$	D <sub>IN</sub>	SDO	$V_{\mathrm{IH}}$	$O_7 - O_0$
Asyn	chronous Enable Read	$A_0$	$V_{\mathrm{IL}}$	$V_{\rm IL}$	X	High Z	$V_{\mathrm{IL}}$	$O_7 - O_0$
Synch	nronous Enable Read	$A_0$	$V_{\mathrm{IL}}$	$V_{\rm IL}/V_{\rm IH}$	X	High Z	$V_{\mathrm{IL}}$	$O_7 - O_0$
Asyn	chronous Initialization Read	$A_0$	$V_{\mathrm{IL}}$	$V_{ m IL}$	X	High Z	$V_{\mathrm{IL}}$	$O_7 - O_0$
Progr	am Memory	$A_0$	$V_{\rm ILP}$	$V_{\rm ILP}$	X	$V_{IHP}$	$V_{PP}$	$D_7 - D_0$
Progr	am Verify	$A_0$	$V_{\mathrm{IHP}}$	$V_{\rm ILP}$	X	$V_{\rm ILP}$	$V_{PP}$	$O_7 - O_0$
Progr	am Inhibit	$A_0$	$V_{IHP}$	$V_{\rm ILP}$	X	$V_{IHP}$	$V_{PP}$	High Z
Progr	Program Synchronous Enable		$V_{\rm ILP}$	$V_{\rm ILP}$	X	$V_{\mathrm{IHP}}$	$V_{PP}$	$D_7 - D_0$
Progr	Program Initialize		$V_{\rm ILP}$	$V_{\rm ILP}$	X	$V_{\mathrm{IHP}}$	$V_{PP}$	$D_7 - D_0$
Progr	Program Initial Byte		$V_{\rm ILP}$	$V_{\rm ILP}$	X	$V_{\mathrm{IHP}}$	$V_{PP}$	$D_7 - D_0$


Note: 10. X = "don't care" but not to exceed  $V_{CC} \pm 5\%$ .





# **Typical DC and AC Characteristics**



















# $\ \, \textbf{Ordering Information}^{[11]}$

Speed (ns)	I <sub>CC</sub> (mA)	Ordering Code	Package Name	Package Type	Operating Range
15	120	CY7C269-15JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C269-15PC	P21	28-Lead (300-Mil) Molded DIP	1
		CY7C269-15WC	W22	28-Lead (300-Mil) Windowed CerDIP	1
	140	CY7C269-15DMB	D22	28-Lead (300-Mil) CerDIP	Military
		CY7C269-15LMB	L64	28-Square Leadless Chip Carrier	1
		CY7C269-15QMB	Q64	28-Pin Windowed Leadless Chip Carrier	1
		CY7C269-15WMB	W22	28-Lead (300-Mil) Windowed CerDIP	1
25	140	CY7C269-25JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C269-25PC	P21	28-Lead (300-Mil) Molded DIP	1
		CY7C269-25WC	W22	28-Lead (300-Mil) Windowed CerDIP	1
		CY7C269-25DMB	D22	28-Lead (300-Mil) CerDIP	Military
		CY7C269-25LMB	L64	28-Square Leadless Chip Carrier	1
		CY7C269-25QMB	Q64	28-Pin Windowed Leadless Chip Carrier	1
		CY7C269-25WMB	W22	28-Lead (300-Mil) Windowed CerDIP	1
40	100	CY7C269-40JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C269-40PC	P21	28-Lead (300-Mil) Molded DIP	1
		CY7C269-40WC	W22	28-Lead (300-Mil) Windowed CerDIP	1
50	80	CY7C269-50JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C269-50PC	P21	28-Lead (300-Mil) Molded DIP	1
		CY7C269-50WC	W22	28-Lead (300-Mil) Windowed CerDIP	1
	120	CY7C269-50DMB	D22	28-Lead (300-Mil) CerDIP	Military
		CY7C269-50LMB	L64	28-Square Leadless Chip Carrier	]
		CY7C269-50QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
		CY7C269-50WMB	W22	28-Lead (300-Mil) Windowed CerDIP	

### Note:

<sup>11.</sup> Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.



# MILITARY SPECIFICATIONS Group A Subgroup Testing

# **DC** Characteristics

Parameters	Subgroups
$V_{OH}$	1, 2, 3
$V_{ m OL}$	1, 2, 3
$V_{ m IH}$	1, 2, 3
$ m V_{IL}$	1, 2, 3
$I_{IX}$	1, 2, 3
$I_{OZ}$	1, 2, 3
$I_{CC}$	1, 2, 3
$I_{\mathrm{SB}}$	1, 2, 3

# **Switching Characteristics**

Parameters	Subgroups
$t_{AS}$	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11
$t_{\mathrm{PW}}$	7, 8, 9, 10, 11
t <sub>SES</sub>	7, 8, 9, 10, 11
t <sub>HES</sub>	7, 8, 9, 10, 11
t <sub>COS</sub>	7, 8, 9, 10, 11

# **Diagnostic Mode Switching Characteristics**

Parameters	Subgroups
t <sub>SSDI</sub>	7, 8, 9, 10, 11
t <sub>HSDI</sub>	7, 8, 9, 10, 11
t <sub>DSDO</sub>	7, 8, 9, 10, 11
t <sub>DCL</sub>	7, 8, 9, 10, 11
t <sub>DCH</sub>	7, 8, 9, 10, 11
t <sub>HM</sub>	7, 8, 9, 10, 11
$t_{MS}$	7, 8, 9, 10, 11
$t_{\mathrm{SS}}$	7, 8, 9, 10, 11


Document #: 38-00069-G




# **Package Diagrams**

# 28-Lead (300-Mil) CerDIP D22


# MIL-STD-1835 D-15 Config. A




# 28-Lead Plastic Leaded Chip Carrier J64



# 28-Square Leadless Chip Carrier L64 MIL-STD-1835 C-4




# 28-Pin Windowed Leadless Chip Carrier Q64 MIL-STD-1835 C-4






# Package Diagrams (continued)

# 28-Lead (300-Mil) Molded DIP P21



# **28-Lead (300-Mil) Windowed CerDIP W22** MIL-STD-1835 D-15 Config. A



<sup>©</sup> Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.