

Intel[™] 82430NX Chip Set Level II Cache Module Family

Features

- Pin-compatible secondary cache module family
- Asynchronous (CYM74AP54) or synchronous (CYM74SP54, CYM74SP55) configurations with presence and configuration detect pins
- Ideal for Intel P54C-based systems with the 82430NX (Neptune) chip set
- Operates at 60 and 66 MHz
- Uses cost-effective CMOS asynchronous SRAMs or high-performance synchronous SRAMs
- 160-position Burndy DIMM CELP2X80SC3Z48 connector
- 3.3V inputs/outputs

Functional Description

This family of secondary cache modules is designed for Intel P54C systems with the 82430NX (Neptune) chip set.


CYM74AP54 is an asynchronous 256-Kbyte cache module that provides a low-cost, high-performance solution for CPU bus speeds up to 66 MHz. The CYM74AP54 is organized as 32K by 64.

The CYM74SP54 and CYM74SP55 are synchronous cache modules that provide zero wait-state performance at a bus speed of 66 MHz. The CYM74SP54 is a 256-Kbyte cache module with byte parity.

The CYM74SP55 is a 512-Kbyte cache module with byte parity.


Multiple ground pins and on-board decoupling capacitors ensure high performance with maximum noise immunity.

All components on the cache modules are surface mounted on a multi-layer epoxy laminate (FR-4) substrate. All inputs and outputs of this family of modules are (3.3V) TTL compatible. Provisions are made on-board to support both mixed—mode (5V/3.3V) and 3.3V only SRAMs. The contact pins are plated with 100 micro-inches of nickel covered by 10 micro-inches of gold flash.



Intel is a trademark of Intel Corporation.






Selection Guide

	74AP54-60	74AP54-66	74SP54-60	74SP54-66	74SP55-60	74SP55-66
Cache Size (KB)	256	256	256	256	512	512
System Clock (MHz)	60	66	60	66	60	66
RAM Clock	Asynchronous	Asynchronous	Synchronous	Synchronous	Synchronous	Synchronous
RAM Speed	t _{AA} =15 ns	$t_{AA}=12 \text{ ns}$	t _{CDV} =10.5 ns	$t_{\rm CDV}$ =8.5 ns	t _{CDV} =10.5 ns	$t_{\rm CDV}$ =8.5 ns



Pin Configuration

Dual Read-Out SIMM (DIMM) Top View



PRELIMINARY



Pin Definitions

Signal Name	Description			
V_{CC}	5V Supply			
V_{CCQ}	3.3V Supply			
GND	Ground			
$A_7 - A_{19}$	Addresses from processor			
$A_{3-0}, A_{4-0}, A_{5-0}, A_{6-0}$	Lower address from chip set, identical to the bank1 addresses			
$A_{3-1}, A_{4-1}, A_{5-1}, A_{6-1}$	Lower address from chip set, identical to the bank0 addresses			
$\overline{\text{CE}}_0, \overline{\text{CE}}_1$	Chip Enable (same signal)			
$\overline{\mathrm{OE}}_0, \overline{\mathrm{OE}}_1$	Output Enable (same signal)			
$\overline{\frac{\overline{WE}_0}{WE_6}}, \overline{\frac{\overline{WE}_1}{WE_7}}, \overline{\overline{WE}_2}, \overline{\overline{WE}_3}, \overline{\overline{WE}_4}, \overline{\overline{WE}_5},$	Byte Write Enables			
CALE	Latch Enable – CYM74AP54 only			
PD_0-PD_2	Presence Detect pins			
D_0-D_{63}	Data lines from processor			
DP_0-DP_7	Data Parity lines (Optional), CYM74SP54 or CYM74SP55 only			
ASDP0, ADSP1	Processor Address Strobe, CYM74SP54 or CYM74SP55 only			
ADSC0,ADSC1	Cache Controller Address Strobe, CYM74SP54 or CYM74SP55 only			
$\overline{\text{ADV0}}, \overline{\text{ADV1}}$	Burst Address Advance - CYM74SP54 or CYM74SP55 only			
CLK0, CLK1, CLK2, CLK3	Clock signals – CYM74SP54 or CYM74SP55 only, should be given own clk drivers			
NC	Signal not connected on module.			

Presence Detect Pins

	PD ₂	PD ₁	PD_0
Asynchronous – CYM74AP54	NC	GND	NC
Synchronous – CYM74SP54	GND	GND	NC
Synchronous – CYM74SP55	GND	GND	GND





Maximum Ratings (Above which the useful life

DC Input Voltage0.	5V to	+4.6V
Output Current into Outputs (LOW)		20 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0° C to $+70^{\circ}$ C	$5V \pm 5\%$ $3.3V \pm 5\%$

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condition	Min.	Max.	Unit
V_{IH}	Input HIGH Voltage		2.2	$V_{CCQ} + 0.3$	V
V_{IL}	Input LOW Voltage		-0.3	0.8	V
V _{OH}	Output HIGH Voltage	V_{CC} =Min. $I_{OH} = -4 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	V_{CC} =Min. $I_{OL} = 8 \text{ mA}$		0.4	V
I _{CC (74AP54)}	V _{CC} Operating Supply Current	V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC}		1500	mA
I _{CC (74SP54)}	V _{CC} Operating Supply Current	V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC}		1500	mA
I _{CC (74SP55)}	V _{CC} Operating Supply Current	V_{CC} =Max., I_{OUT} =0 mA, f = f_{MAX} =1/ t_{RC}		1500	mA


Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Description	Operating Range
60	CYM74AP54PM-60C	PM25	160-Pin Dual-Readout SIMM	Asynchronous, 15-ns Access RAMs	Commercial
	CYM74SP54PM-60C	PM26	160-Pin Dual-Readout SIMM	Synchronous	
	CYM74SP55PM-60C	PM26	160-Pin Dual-Readout SIMM	Synchronous	
66	CYM74AP54PM-66C	PM25	160-Pin Dual-Readout SIMM	Asynchronous, 12-ns Access RAMs	Commercial
	CYM74SP54PM-66C	PM26	160-Pin Dual-Readout SIMM	Synchronous	
	CYM74SP55PM-66C	PM26	160-Pin Dual-Readout SIMM	Synchronous	


Document #: 38-M-00070-A

Package Diagrams

160-Pin Dual-Readout SIMM PM25



160-Pin Dual-Readout SIMM PM26



[©] Cypress Semiconductor Corporation, 1994. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.