



# Project Name : Design of Current Starved Ring Oscillators

Course Name : VLSI-1 LAB  
Course No : EEE4134  
Section : C  
Year : 4<sup>th</sup>  
Semester : 1<sup>st</sup>

## Submitted by

Name : Md.Johir Raihan  
ID : 190105105  
Section : C  
Semester : 2<sup>nd</sup>  
Year : 4<sup>th</sup>

## Circuit Diagram





Figure : CSRO with only PMOS Source


```

mouse L: schSingleSelectPt()


```




# Layout Diagram



## DRC Check



## LVS Check



# Schematic and Layout Match Check

Virtuoso® Layout Suite XL Editing: project technique\_raf layout

Launch File Edit View Create Verify Connectivity Options Tools Window Assura Optimize Place Floorplan Route Help

cadence

Navigator

Show: Default

Search: Search

Name	XL Status
IPM4 (pmos1v)	OK
IPM5 (pmos1v)	OK
IPM6 (pmos1v)	OK
IPM7 (pmos1v)	OK
gnd1	no markers
net6	no markers
net9	no markers
net18	no markers
net20	no markers
net22	no markers
net24	no markers
net026	no markers
Vctrl	no markers
vddl	opens(1)
Vosc	no markers
gnd1:gnd1	OK (...nly)
Vctrl-Vctrl	OK

Objects

Objects

Instances

Objects Grids

mouse L: mouseSingleSelectPt()

M: vuilVSRun()

R: \_lxHiMousePopUp()

17(43) >

Type here to search


Activate Windows  
Go to Settings to activate Windows.

ENG 11:26 AM  
INTL 2/13/2023


Cell List (sch || lay) Extract Compare Summary (sch || lay)

\*\*\* Schematic and Layout Match

Open Schematic Cell... Open Layout Cell... Open Tool...




# Oscillation Output Wave





# Waveform



# Average Power

The screenshot displays the Cadence Virtuoso (R) Visualization & Analysis XL calculator interface. The main window shows the 'average' function being applied to the expression 'clipX(getData("pwr"...))'. The result is displayed as 54.52E-6.



**Calculator Window:**

- Menu: File, Edit, View, Options, Constants, Help
- Path: In Context Results DB: /home/Spring\_22/190105105/simulation/technique\_rat/spectre/schematic/psf
- Function Panel: average, getAsciiWave, pavg, waveVsWave
- Expression Editor: average(clipX(getData("pwr"...)))
- Result: 54.52E-6

**Windows Taskbar:**

- Search: Type here to search
- System Tray: ENG 12:26 PM, INTL 2/13/2023

# Power Delay Product



Here we have, time period = (14.05-13.88)= 0.17n

$$\text{So, } f = \frac{1}{n} = 588.2\text{E}6 = 588\text{MHz}$$

We know the equation of Power Delay Product

$$PDP(f) = \frac{\text{power(nW)}}{\text{maximum frequency (MHz)}}$$

$$\text{So, } PDP = \frac{52.2\text{E}-6}{588.2\text{E}6} = 89.2\text{fj}$$

## Comparison Table

Method	Average Power	Maximum Frequency ( MHz)	Power Delay Product (fj)	Cell Area	No. of Transistor
CSRO with only PMOS sources	54.5E-6	588	89.2	62.75	12