

# Project Name : Design of Current Starved Ring Oscillators

Course Name: VLSI-1 LAB

Course No : EEE4134

 $\begin{array}{cccc} \text{Section} & : & C \\ \text{Year} & : & 4^{\text{th}} \\ \text{Semester} & : & 1^{\text{st}} \end{array}$ 

### **Submitted by**

Name: Md.Johir Raihan

ID : 190105105

Section : C

Semester: 2<sup>nd</sup>

Year :4<sup>th</sup>

## Circuit Diagram







Figure : CSRO with only PMOS Source




#### **Layout Diagram**




#### **DRC Check**




#### LVS Check




### Schematic and Layout Match Check




## Oscillation Output Wave




#### Waveform



#### Average Power



#### Power Delay Product



Here we have, time period = (14.05-13.88) = 0.17n

So, 
$$f = \frac{1}{n}$$
 = 588.2E6= 588MHz

We know the equation of Power Delay Product

$$PDP(fJ) = \frac{power(nW)}{maximum\ frequency\ (MHz)}$$

So, PDP= 
$$\frac{52.2E-6}{588.2E6}$$
 = 89.2fj

## Comparison Table

Method	Average Power	Maximum Frequency ( MHz)	Power Delay Product (fj)	Cell Area	No. of Transistor
CSRO with only PMOS sources	54.5E-6	588	89.2	62.75	12