# DESIGN OF AN OLD MOS 6502 CPU IN VERY LARGE-SCALE INTEGRATION SYSTEM

Md.Johir Raihan, Lutfur Hasan Arnab, Abdus Shakur Siam, Md.Istiaq Jannat Nibir, Mahdi Hasan Dept. of Electrical & Electronic Engineering, Ahsanullah University of Science and Technology

Abstract- Microprocessor design and production have advanced significantly as a result of the computer industry's quick development. This article details a ground-breaking initiative to close the gap between traditional CPU design and cutting-edge Very Large-Scale Integration (VLSI) methods. This research shows how to construct and design a MOS 6502 CPU utilizing Cadence tools inside a VLSI architecture, focusing on the classic MOS 6502 CPU, a cornerstone of early computing. By employing Cadence tools, the MOS 6502's architecture is systematically translated into Register Transfer Level (RTL) designs, which are synthesized into gate-level representations. In-depth coverage of synthesis, place and route, and verification sheds light on how the RTL design is converted into physical gates and their ideal placement on the chip. Timing studies and functional simulations verify the effectiveness and accuracy of the design.

## **BACKGROUND**

A number of technical innovations have changed the landscape contemporary computing, with the invention of the microprocessor serving as a turning point in the development of the field. Among these, the MOS 6502 CPU has a special position due to its ground-breaking architecture, which was essential in the development of personal computing. The MOS 6502, which debuted in the middle of the 1970s and powered enduring devices like the Commodore 64, Apple II, and Atari 2600, came to be identified with the microcomputing period. The 6502 has a 16-bit address bus and an 8-bit little-endian CPU. The earliest versions had a die size of 3.9 mm x 4.3 mm (advertised as 153 mils x 168 mils), for a total area of 16.6 mm2, and were made using an 8 m process technology chip. [1]. The goal of this research is to bridge the gap between the early CPU era's simplicity and the present VLSI era's complexity. This research tries to combine the best of both worlds by trying to revive the MOS 6502 CPU within a VLSI architecture. The 6502-team had to create a digital design of instruction decoders, an arithmetic/logic unit (ALU), registers, and data paths (high-level register-centric design) that could be realized using individual gates made out of NMOS transistors and depletion loads (low-level circuit design) in order to reduce this to a working circuit design. The register structure and other components of the high-level architecture were worked out by Peddle, Orgill, Mathys, and Mensch, with Mathys converting a series of data transfers for each instruction into state diagrams and logic equations.[2] While Wil Mathys worked on other tasks, Mensch and Orgill finished converting the register-centric architecture from logic equations into a circuit schematic of the NMOS transistors and depletion loads (officially known as the "650X-C Microprocessor Logic Diagram"[3]).

### METHODOLOGY

To dsign an old mos 6502 CPU, initially, create a directory file in the open terminal. Then from there, source the physical design. The edit file, input file, and io file were all produced after the source, as can be seen. Modify the code for the circuit connection with the pad by going to the input file after that. After it is finished, I will enter the synthesis file and modify the settings as necessary. Execute the genus next. Check the error after the genus has been successfully run; if it reveals a problem with the pad and circuit connection, go to the input file and repair it. Genus then takes off again. If it works, go to source synthesis. If there is a mistake, I will correct it; if not, I'll check the gui display to make sure the connection is good. Next,

import the design into the encounter by going to the encounter. Then launch the MMMC browser and configure everything as needed. Save and leave when finished. You can then see where the pins are positioned in the encounter window. I now have to make a corner cell. To do that, I'll open the cpu wpad.io file and make the necessary modifications. They will be connected to the circuit in the manner of VDD, VSS, VDDIOR, and VSSIOR. The floorplane is the next item. Go to floorplan, then choose a specific floorplan, and set core utilization to 0.4. I'll also set the core to 10, in addition to the core to left, the core to right, the core to top, and the core to bottom. After that, I'll plan my power. Metal 6 will be assigned to metals in the horizontal direction and Metal 5 to metals in the vertical direction. I'll make a unique design once it is finished. The circuit will thus be linked to utilizing a bespoke layer, which will connect VDD and VSS. Physical verification should happen right away. Here, I'll look at the DRC, LVS, ARC, and ERC. I will correct any infractions if I get any. Two different kinds of infractions are present here. These are violations of geometry and connection. The final SoC design will be revealed once everything has been resolved.




Fig. 1.The basic flow chart of design a SOC of old mos 6502 cpu.

#### RESULT ANALYSIS

TABLE. SOC results of Old mos 6502 CPU

Parameter Name	Results
Final Desnsity	101.12%
Total placed cells	1445
Remaining Violation	Connectivity (18 violation)
_	Geometry (98 violation)
Gate Count	3184
Placement	32644
Area	3266.8 um^2

#### CONCLUSION

During physical design, we face a problem in the customer layer section. We can't connect the VDD and VSS to the circuit. We didn't face this type of issue previously. Then, when we login to another PC and do the same thing again, Then the problem is solved. Maybe it's a server issue. We face another problem in our encounter. After placement, we can't see the pin in the encounter window. Then, when we check the wpad code. I can see that the pin name PADDI is PADDI. I thought it was the pin name. Another surprising result I am facing is that when I was giving the repeat STA and verification command to take the screenshot, I got a DRC violation of 1000. Because the same things were overlapping. Otherwise, we didn't have any problems.

## REFERENCES

- [1] Wikipedia contributors, "MOS Technology 6502," Wikipedia, Jul. 2023, [Online]. Available: https://en.wikipedia.org/wiki/MOS\_Technology\_6502#: ~:text=The%206502%20is%20a%20little, area%20of%2016.6%20mm2.
- [2] Wil Mathys, A Little History Lesson, published on team6502.org, Jun 6 2022.
- [3] Greg James, Barry Silverman, and Brian Silverman, 650X Schematic Notes, from their website visual6502.org, circa 2011.




Fig. 2. Synthesis Result




Fig. 3. Synthesized Circuit




Fig. 4.Time Design preCTS




Fig.5.Opt Design preCTS




Fig.6.Route Design




Fig.7.optDesign postRoute hold




Fig.8.PnR before Routing




Fig.9.PnR after Routing




Fig.10.DRC verification




Fig.11. Verify power via shacked via




Fig.12. Verify Geometry




Fig.13. Verify Connectivity




Fig.14.Verify AC limit




Fig.15.Final SOC of old mos 6502 cpu