

BUILDING A TALENT TRUST

## The Door Operating System

ECE354
Design description

## **Contents**

1	Introduction 4			
2	2.1 Data 9 2.1.1 2.2 Messa 2.3 Queu 2.3.1 2.3.2 2.3.3 2.4 Globa 2.4.1 2.4.2	ormation and Data Structures  Structures Process Control Block age enveloppe es Ready Process Queue Memory Waiting Queue Message waiting Queue Il Variables & Constants Global Variables Constants	5 5 6 6 6 6 6 6 6	
	2.5.1 2.5.2	Memory Map	7 7 7 7	
3	3.2 char * 3.3 char * 3.4 int rel 3.5 int rel 3.6 int de 3.7 int set 3.8 int ge 3.9 int pre	request_memory_block ()	9 10 10 11 11 13 13	
4	4.1 Softw 4.1.1	are Interrupts       1         System call code       1         ware Interrupts       1         Timer i-process       1	15 15 17 17	
5	Processes 5.1 Syster 5.1.1 5.1.2 5.1.3	m processes	20 20 20 20 20 21	

CONTENTS 2

5.2	User Processes	22
	5.2.1 Set Priority Command Process	22
	5.2.2 Wall Clock Display Process	
	5.2.3 Test Processes	22
5.3	Initialization	25
5.4	Process Initialization Table	25
5.5	Implementation/Test Plan	25
	5.5.1 Storage of the code	25
	5.5.2 Compilation of the code	25
	5.5.3 Tools	25
	5.5.4 Testing on the board	26
	5.5.5 Using an oscilloscope	26
5.6	Task Division	27

## **List of Figures**

2.1	Memory map for the RTX	8
2.2	Structure of the memory	8
2.3	Process States	8
4.1	System call (soft interrupt) mechanism	15
4.2	Graphical description of timer interrupt	18

## **List of Tables**

2.1	Description of the process control block
2.2	Message Enveloppe
2.3	Global variables used in the RTX
2.4	Constants of the RTX
4.1	Correspondance between traps and primitives
5.1	Description of the Process Initialization Table
5.2	Description of tasks division
5.3	Description of milestone

## Chapter 1

## Introduction

We will be coding a real time, preemptive operating system with five priorities. Various features will be implemented:

- Multiprogramming environnment
- Interprocess Communications
- The operating system has to support debugging
- The target hardware will be a MFC5307 board

This design document will demonstrate how this operating system will be implemented.

## **Chapter 2**

# Global Information and Data Structures

#### 2.1 Data Structures

#### 2.1.1 Process Control Block

All control block data is described here:

- **ID number**: The id of a process is an unique integer value.
- **process state**: The process state is an enumeration of constants which describes the current state of the process. Please refer to section 2.4.2 for the list of constants.
- **process priority**: The process priority is an integer which describes the priority of the process.
- process stack pointer: This is a memory pointer which points to the memory zone of the stack.
- stack size: This is an integer value which represents the size of the stack.
- **next pcb**: This is a pointer to the next Process Control Block.

Name	Type of datum
ID	Integer
state	Enumeration
riority	Enumeration
stack_pointer	Pointer to a memory word
stack_size	Integer
send_message	Pointer to the send message queue
recv_message	Pointer to the receive message queue
next_pcb	Pointer to next PCB

Table 2.1: Description of the process control block

#### 2.2 Message enveloppe

The table 2.2 page 6 presents the data structure used for the messages envelope. Actual data to be used by the destination process

2.3 Queues 7

Field	Type	Description
next_msg	struct ptr	Points to the next message
sender_pid	Integer	Process ID of the source
destination_pid	Integer	Process ID of the destination
type	Integer	Type of message
delay	Integer	Used by the delayed_send
		primitive. Message is deliv-
		ered to destination after the
		delay period expires.
data	Character	actual data to be used by the
		destination process

Table 2.2: Message Enveloppe

#### 2.3 Queues

Here, we are going to implement various queues for the core of the RTX. Queues are very important in the design of the RTOS because this is the data structure most often used when a context switch occurs. For this reason, we want the access time of the queues to be O(1).

#### 2.3.1 Ready Process Queue

We will be implementing Round Robin preemptive scheduling. The best data structure for this scheduling policy is a FIFO<sup>1</sup> queue. Here, we will use one FIFO queue per priority so that retrieving priority process information runs in O(1). Each one of these FIFO queues are linked to one another to permit very fast access to data.

#### 2.3.2 Memory Waiting Queue

Processes waiting for memory will require a special queue. This queue will grow up only when the system does not have enough memory. When a process arrives in this queue, it goes to the MEMORY\_WAIT state.

#### 2.3.3 Message waiting Queue

Processes waiting for message will require a special queue. When a process arrive in this queue, it takes the MESSAGE\_WAIT state.

#### 2.4 Global Variables & Constants

#### 2.4.1 Global Variables

Here are the global variables used in the system. Please refer to the memory map of the RTX to find their mapping.

#### 2.4.2 Constants

The list of constants is descibed in Table 2.4.

<sup>&</sup>lt;sup>1</sup>First In First Out

2.5 Memory 8

Variable Name	Description	
current_process	Pointer to the running PCB	
ticks	Integer : number of timer ticks	
queues_READY[MAX_PRIO]	Table of pointers to the queue of PCBs in the <b>ready</b> state.	
	The index of the table is the priority of the processes	
queue_MEMORY_WAIT[MAX_PRIO]	Table of pointers to the queue of PCBs in the memory	
	waiting state	
queue_MESSAGE_WAIT[MAX_PRIO]	Table of pointers to the queue of PCBs in the message	
	wainting state	
queue_INTERRUPTED_[MAX_PRIO]	Table of pointers to the queue of PCBs in the <b>interrupted</b>	
	state	

Table 2.3: Global variables used in the RTX

Constant	Description
RUNNING	The process is running.
READY	The process is ready to run.
INTERRUPTED	The process was interrupted.
MESSAGE_WAIT	The process is blocked for a message.
MEMORY_WAIT	The process is waiting for a memory block.
HIGHEST_PRIORITY	The highest priority for a process (Level 0).
LOWEST_PRIORITY	The lowest priority for a process (Level 4).

Table 2.4: Constants of the RTX

#### 2.5 Memory

#### 2.5.1 Memory Map

We will be using the VON NEUMANN architecture, which means that we have to keep in mind that the code and the data are loaded in the same memory. At the beginning of the memory is the code of the RTX kernel (dispatcher and so on...). We can divide this code in two sections: the executable code and the data structures (globals variables and various process control blocks). Following the first section is the various process code and data. In this RTX, the local processes stack is going to be used to backup the context of the process during context switch. In this way, we will be able to use hardware features for context switch. Indeed, most of the architectures have built in "return from subroutines" procedures. So we will just have to set the stack register (D7 for the 68k for example) and call the return from subroutine function. Located after the code for data structures is executable code for processes, and next stacks for each process. The remaining memory space will be available for dynamic memory allocation.

#### 2.5.2 Memory Management

Our operating system has to provide dynamic memory management. From the RTX description, we know the memory will be aligned with a block size of **128 Bytes**. The free memory will be available with a uni-directional linked list.

#### 2.6 OS State Description

The states a process may take are outlined in Figure 2.3.




Figure 2.1: Memory map for the RTX



Figure 2.2: Structure of the memory




Figure 2.3: Process States

### **Chapter 3**

## **Primitives**

## 3.1 int send\_message (int process\_ID, void \* MessageEnvelope )

Delivers a message to the target process through a message envelope (a memory block). Changes the state of target process to READY if appropriate. The sending process is preempted if the receiving process was blocked waiting for a message and has higher priority, otherwise the sender continues executing. The header of the message will have the layout given in the course overheads. It also fills in the sender\_process\_id and destination\\_process\_id fields in the message envelope. The sender\_process\_id, destination\_process\_id and message\_type fields are all of type int.

```
int send_message(int process_ID, char* messageEnvelope)
     sourcePID = currentPCB.ID
     destinationPID = process_ID
     if (destinationPID doesn\'t exist) {
       release_memory_block (messageEnvelope)
       return INVALID_DESTINATION
10
11
   destinationPCB = get PCB by destinationPID
12
   sourcePCB = get PCB by sourcePID
13
   {\tt enqueue} \ {\tt messageEnvelope} \ {\tt to} \ {\tt destinationPCB.messageQueue}
14
15
     if (destinationPCB.state is BLOCKED_ON_RECEIVE){
16
       enqueue destinationPCB to READY queue
17
       dequeue destinationPCB from BLOCKED_ON_RECEIVE queue
18
       If destinationPCB.priority > sourcePCB.priority {
19
         process_switch()
20
21
22
23
     return SUCCESS
24
```

#### 3.2 char \* receive\_message ()

This is a blocking receive. If there is a message waiting, a pointer to the message envelope will be returned to the caller. If there is no such message, the calling process blocks and another process is selected for execution.

```
char* receive_message()
{

while (currentPCB.messageQueue is empty) {
    currentPCB.state = BLOCKED_ON_RECEIVE
    enqueue currentPCB to BLOCKED_ON_RECEIVE queue
    process_switch()
}

messageEnvelope = dequeue currentPCB.messageQueue

return messageEnvelope
}
```

#### 3.3 char \* request\_memory\_block ()

The primitive returns a pointer to a memory block to the calling process. If no memory block is available, the calling process is blocked according to its priority and is served on a first-come-first-served basis. If several processes are waiting for memory blocks and a block becomes available, it will be given to the highest priority waiting process.

```
char* request_memory_block()
{
    memory_block = dequeue FREE_MEMORY queue

if (memory_block is null) {
    set current process state to BLOCKED_ON_MEMORY
    enqueue currentPCB to BLOCKED_ON_MEMORY queue
    process_switch()
}

return memory_block
}
```

#### 3.4 int release\_memory\_block (char\* MemoryBlock)

This primitive returns a memory block to the RTX. If there are processes waiting for a block, the block is given to the highest priority process, which is then unblocked. The caller of this primitive never blocks, but could be preempted. Thus, it may affect the currently executing process.

```
int release_memory_block(char* MemoryBlock)
{
   if (MemoryBlock belong to the region of memory allocated for processes) {
     return INVALID_MEMORY_BLOCK
}
enqueue MemoryBlock to FREE_MEMORY queue

if (BLOCKED_ON_MEMORY queue is not empty) {
```

```
highest_priority_blocked_on_memory_PCB = dequeue BLOCKED_ON_MEMORY
10
       highest_priority_blocked_on_memory_PCB.state = READY
11
12
       enqueue highest_priority_blocked_on_memory_PCB to READY queue
13
       if (highest_priority_blocked_on_memory_PCB.priority > currentPCB.priority){
14
         process_switch()
15
16
17
18
     return SUCCESS
19
```

#### 3.5 int release\_processor ()

Control of the CPU is transferred to the RTX (the calling process voluntarily releases the processor). The invoking process remains ready to execute. However, another process may be selected for execution.

## 3.6 int delayed\_send (int process\_ID, void \* MessageEnvelope, int delay)

The invoking process does not block. The message (in the memory block pointed to by the second parameter) will be sent to the destination process (process\_ID) after the expiration of the delay (The timeout given in units of msec).

```
int delayed_send (int process_ID, char* MessageEnvelope, int delay){
     if (delay < 0){
       return INVALID_DELAY
3
   if (delay = = 0){
     send_message(process_ID, MessageEnvelope)
   if (delayed_send_queue is empty){
10
       enqueue MessageEnvelope to delayed_send_queue
11
       return SUCCESS
12
   }
13
   ptr = delayed_send_queue.head
   prevPtr = NULL
17
```

```
while (ptr != NULL && delay > ptr.delay) {
18
     delay = delay - ptr.delay
     prevPtr = ptr
21
     ptr = ptr.nextMessage
22
23
   //account for the case when delay is smaller than the first message envelope's delay
24
   if (prevPtr == NULL)
25
26
     ptr.delay = ptr.delay - delay
27
     MessageEnvelope . delay = delay
28
     MessageEnvelope . nextMessage = ptr
29
     delayed_send_queue . head = MessageEnvelope
31
   //account for the case when delay is larger than the last message envelope's delay
32
33
   else if (ptr == NULL)
34
     MessageEnvelope . delay = delay
35
     MessageEnvelope . nextMessage = NULL
36
     prevPtr . nextMessage = MessageEnvelope
37
38
   else
39
40
41
     ptr . delay = ptr . delay-delay
   MessageEnvelope . delay = delay
42
     prevPtr . nextMessage = MessageEnvelope
43
     {\tt MessageEnvelope} . {\tt nextMessage} = {\tt ptr}
44
45
   return SUCCESS
47
```

#### 3.7 int set\_process\_priority (int process\_ID, int priority)

This primitive sets the priority of the process with process\_ID to the value given in priority. A process may change its own priority. The priority of the null process may not be changed from level 4 and it is the only process that can be assigned to level 4. The caller of this primitive never blocks, but could be preempted. This preemption may affect the currently executing process.

```
int set_process_priority (int process_ID, int priority) {
     if (process_ID == 0 || process_ID doesn't exist){
       return INVALID_PID
   if (priority == 4){
   return INVALID_PRIORITY
10
   PCB = get PCB of process_ID
11
12
   if (PCB == currentPCB){
13
       If (priority > currentPCB . priority ){
14
         currentPCB . priority = priority
15
16
        currentPCB . priority = priority
17
         process_switch()
```

```
20
     } else if (PCB.state == BLOCKED_ON_MEMORY){
       PCB.priority = priority
21
       dequeue PCB from BLOCKED_ON_MEMORY
22
       enqueue PCB to BLOCKED_ON_MEMORY
23
     } else if (PCB.state == BLOCKED_ON_RECEIVE){
24
       PCB.priority = priority
25
     }else {
26
       PCB.priority = priority
27
       if (priority > currentPCB . priority){
28
         process_switch()
29
30
31
32
     return SUCCESS
33
34
```

#### 3.8 int get\_process\_priority (int process\_ID)

This primitive returns the priority of the process specified by the process\_ID parameter. For an invalid process\_ID, the primitive returns -1.

```
int get_process_priority (int process_ID) {
   PCB = get PCB by process_ID

if (PCB == NULL){
   return INVALID_PID
}

return PCB.priority
}
```

#### 3.9 int process\_switch()

```
int process_switch (){
   highest_priority = getHigestPriority(READY queue)

if (highest_priority > currentPCB . priority){
   PCB = dequeue READY queue
   PCB . state = RUNNING
   currentPCB . state = READY
   enqueue currentPCB to READY queue
   context_switch(PCB)
   }

return SUCCESS
}
```

#### 3.10 int context\_switch(next\_proc)

```
int context_switch (next_proc) {
  push(data_registers)
  push(adress_registers)
  currentPCB . SP = SP
  currentPCB = next_proc
  SP = currentPCB . SP
  assembly(return from subroutine)
}
```

### Chapter 4

## **Interrupts**

#### 4.1 Software Interrupts

We use software interrupts to hide all the kernel functions from the user by using an interface. If the user wants to run a kernel primitive it will do so by calling the trap function with a number as parameter (e.g. trap number 12). The trap function is a special command commonly found in most standard CPU instruction sets including the CPU of the Coldfire board. Invoking the trap will save the context of current user process onto the CPU stack and registers. Then, a trap handler (similar to an interrupt handler) will take over. This trap handler uses the trapped vector number ti call the appropriate kernel primitive (a system call).

Once the kernel finished running the appropriate primitive, it restores the context of the original user process to memory and the process will continue from where it left off. Please see Figure 4.1 for a high level depiction of software interrupts.




Figure 4.1: System call (soft interrupt) mechanism

#### 4.1.1 System call code

The following assembly code outlines how trap instructions will be executed:

```
system_call_XX()
{
    assembly_code(move.B #Opcode, DO) // move the intrustion code into a data register
    assembly_code(Trap #Kernel_trap_vector)
```

```
5 || }
```

Upon invoking the trap, process will switch context (see section on context switching) and the trap handler will make the appropriate system call in supervisor mode. On return, the ISR (trap handler) then will return the return value (if any) to a pre-defined memory location on the process PCB. The following is the pseudo code for kernel operations corresponding to the trapped vector number:

```
Mask all the interrupts // atomic(on)
Switch process context (save registers on CPU stack)
Go to trap handler (switch to supervisor mode)
Call the corrsponding kernel primitive using trap number
Load registers (switch back)
Unmask interrupts // atomic(off)
Process context switches
return
```

Trap number	Primitive	
0	<pre>int send_message (int process_ID, void * MessageEnvelope )</pre>	
1	char * receive_message ()	
2	<pre>char * request_memory_block ()</pre>	
3	int release_memory_block (char* MemoryBlock)	
4	int release_processor ()	
5	<pre>int delayed_send (int process_ID, void * MessageEnvelope, int delay)</pre>	
6	<pre>int set_process_priority (int process_ID, int priority)</pre>	
7	<pre>int get_process_priority (int process_ID)</pre>	
8	<pre>int process_switch()</pre>	
9	<pre>int context_switch(next_proc)</pre>	

Table 4.1: Correspondance between traps and primitives

#### 4.2 Hardware Interrupts

This section outlines the hardware interrupt design of the RTX. The two devices on the MCF5307 board which may generate hardware interrupts are the timer and the UART. The timer interrupt allows processes to receive timeout notices based on the requested expiry time. On the other hand, the UART interrupt handles the important tasks of input from the keyboard, and output to the CRT.

When a hardware interrupt occurs, the ISR will disable interrupts and save the context of the currently running process. It then invokes the corresponding i-process to service the device. Interrupts are disabled to maintain a simple design and to prevent the scenario where older interrupts must wait for the CPU while a newer interrupt is being serviced.

There are two i-processes to handle the required operations to service the timer and the UART. The i-processes are assigned the highest priority (0) to prevent them from being preempted by a higher priority process. In addition, primitives that are called by the i-processes are written to ensure the i-process cannot be blocked. At the end of an i-process, interrupts are re-enabled and release\_processor() is called to hand the CPU back to the RTX. However, the subsequent process executed may or may not be the original process that was interrupted. This is because another process may have gained a higher priority while the interrupt was serviced.

#### 4.2.1 Timer i-process

The Timer i-process provides a timeout functionality that is utilized by other processes. These processes may request for a timeout notification by sending this i-process a message containing the source process id and the relative timeout period. Once a timeout has expired, the timer i-process will send the original request messages back to the sender to notify the process of the event. The pseudo code of the timer i-process is provided below with the sequence of events outlined in Figure 4.2.

```
timer_i_process
2
     env <- receive_message() //receive first request</pre>
     while (env != null)
       Add request to timeout_list
    //timeout_list must be sorted ascending by relative timeout duration
       env <- receive_message() //receive next request</pre>
10
     Increment timeout counter
11
12
13
     if (timeout_list is not empty)
14
       while (timeout_list.head.expiry_time == timeout_counter)
15
16
         //return envelope to requestor process
17
         env <- timeout_list.dequeue()</pre>
18
         destination_process_id <- env.sender_process_id</pre>
19
         env.sender_process_id <- timer_i_process.process_id</pre>
20
         send(destination_process_id, env)
21
22
     }
23
     Set register(s) to re-enable interrupts
24
     release_processor()
25
```




Figure 4.2: Graphical description of timer interrupt

#### 4.2.2 UART i-process

The UART i-process is responsible for handling the user I/O. Its first function is receiving characters from the keyboard through the serial interface and passing it to the Keyboard Command Decoder process. Its second function is transmitting characters from the CRT Display Process to the CRT display. In addition, the UART i-process must also handle the hot keys feature modifies various debug settings. Note that the UART i-process is not directly responsible for echoing the keyboard input to the CRT display. This is handled by the Keyboard Command Decoder process, which sends a message to the CRT Display Process before it is received by the UART i-process.

Unlike the timer i-process, the UART i-process has to handle more than one type of request. Therefore, it must be able to distinguish between input and output requests and perform the required task. The pseudo code of the UART i-process is provided below.

```
uart_i_process
   {
2
     if (UART data ready register)
3
       input_char = Character read from UART data register
        if (input_char == Hot Key 1)
7
         Process Hot Key 1
       else if (input_char == Hot Key 2)
10
11
       else
12
13
         env <- request_memory_block()</pre>
14
         If (env != null)
15
16
           env.sender_process_id = uart_i_process.process_id
17
           env.destination_process_id = KCD.process_id
18
           env.data = input_char
19
           send_message(KCD.process_id, env)
20
         }
21
         else
22
         {
23
           Indicate error, key press is lost
24
         }
25
       }
     }
27
28
      env <- receive_message()</pre>
29
     While (env != null)
```

## **Chapter 5**

## **Processes**

#### 5.1 System processes

#### 5.1.1 Null Process

This process runs as the lowest priority process (level 4) in the RTX.

```
loop forever end loop
```

#### 5.1.2 Keyboard Command Decoder Process

The Keyboard Command Decoder process is responsible for decoding various user input commands. A keyboard command begins with the

```
loop {
     message = receive_message()
     if (message.type != KEYBOARD_INPUT && message.type == COMMAND_REGISTRATION) {
       //COMMANDS_REGISTRATION queue contains the process IDs and the associated
           commands
       enqueue COMMANDS_REGISTRATION queue
7
     else if (message.type == KEYBOARD_INPUT){
       character = message.data
10
       send character to CRT
11
12
       if (character == %){
13
         buffer_flag = 1
14
15
       if (buffer_flag) {
17
         if (character == '\n'){
18
          command = merge buffer
19
          search COMMAND_REGISTRATION queue for the command and send command to the
20
               appropriate process using send_message()
           empty buffer
21
         }else{
          buffer character
23
24
       }
```

```
26 27 }
```

#### 5.1.3 CRT Display Process

The sole purpose of the CRT Display Process is to pass output characters received from other processes to the UART i-process. When the CRT Display Process receives a CRT display request, it takes each character of the output string and forwards it to the UART i-process in an envelope so that it can be transmitted to the CRT display. The pseudo code of this process is outlined below.

```
loop{
     message = receive_message()
2
     if (message.type is CRT_DISPLAY_REQUEST) {
      for each character in message.data {
        messageEnvelope = request_memory_block()
7
         messageEnvelope.data = character
         send_message( UART I-process, messageEnvelope )
8
10
      release_memory_block(message)
11
12
13
     else { //invalid message type
14
      release_memory_block(message)
15
16
17
   }
18
```

5.2 User Processes 23

#### 5.2 User Processes

#### **5.2.1** Set Priority Command Process

The Set Priority Command Process allows users to modify the priority of another process through the %C command. This command has two parameters: the id of desired process and its new priority. Upon receiving the request, the parameters are verified to ensure the target process exists. Once verified, the target process priority is updated immediately, which may alter its position in any queues its in. Passing any invalid parameters will result in a error message and the request being ignored. The pseudo code of this process is shown below.

```
register set_priority_command_process as the handler for 'C' with KCD loop {
   message <- receive_message()
   get process_id and new_priority from message . data
   if (process_id is valid and new_priority is valid){
    set_process_priority(process_id, new_priority)
   }
   else{
    print "illegal parameters" on console using CRT Display process
   }
   release_memory_block(message)
}
```

#### 5.2.2 Wall Clock Display Process

The Wall Clock Display Process is responsible for handling the clock feature. The clock may be started using the %WShh:mm:ss command which results in the time being displayed on the CRT. To stop the clock, the %WT command is used. Shown below is the pseudo code of this process.

```
register wall_clock_display_process as the handler for 'W' with KCD
   loop {
     message <- receive_message()</pre>
     if (message.type is KCD_REQUEST){
       if (message.data = "WS.*"){
         time <- parse time from message.data
         send_message (CRT display process, time)
        delayed_send (wall clock display process, 'refresh clock', 1000)
       else if (message.data = "WT.*"){
10
         terminate display
11
12
     } else if (message.type is 'refresh clock') {
13
       time <- message.data + 1 second
14
       send_message(CRT display,time)
15
       delayed_send (wall clock display process, 'refresh clock', 1000)
16
17
18
     release_memory_block(message)
19
```

#### 5.2.3 Test Processes

This section contains pseudo code of the various test processes which will be run on the RTX. The purpose of this is to verify the functionality and behaviour of the system under various scenarios.

5.2 User Processes 24

#### Process A

```
p <- request_memory_block()</pre>
     register with Command Decoder as handler of \%A commands (use p)
     loop forever
       p <- receive_message(NULL)</pre>
       if the message contains the \A command then
         release_memory_block(p)
         exit the loop
       else
         release_memory_block(p)
       endif
10
11
     endloop
12
13
     num <- 0
14
     loop forever
       p <- request_memory_block()</pre>
15
       // set msg_type field of p to "count_report"
16
       // set actual message data of p to num
17
       send p to process B
18
       num <- num + 1
19
       release_processor()
20
     endloop
```

#### **Process B1**

```
loop forever
receive a message
send the message to process C1
endloop
```

#### **Process B2**

```
loop forever
receive a message
send the message to process C2
endloop
```

#### Process C1

```
Perform any needed initialization and create a local message queue
     loop forever
       if (local message queue is empty) then
        p <- receive_message(NULL)</pre>
       else
        {\bf p} <- dequeue the first message from the local message
                                                                      queue
       endif
       if msg_type of p is "count_report" then
         num <- extract from actual message from p
10
         if num is evenly divisible by 20 then
11
           q <- request_memory_block()</pre>
12
           send q to CRT process to display "Process C"
13
```

5.2 User Processes 25

```
//hibernate for 10 sec
14
15
           send a delayed send (10 sec, msg_type<-wakeup10)</pre>
                                                                    to itself using p
           loop forever
17
             //block and let other processes execute
18
             p <- receive a message
             if (message_type <- wakeup10) then</pre>
19
               exit this loop
20
           else
21
             put message on the local message
                                                           queue
22
23
           endloop
24
         endif
25
       endif
       release_memory_block(p)
27
       release_processor()
28
29
30
     endloop
31
   \subsubsection{Process C2}
32
   \begin{lstlisting}
33
     q <- request_memory_block()</pre>
34
     Perform any needed initialization and create a local message queue
35
     loop forever
       if (local message queue is empty) then
         p <- receive_message(NULL)</pre>
39
       else
         {\tt p} <- dequeue the first message from the local message
40
                                                                        queue
       endif
41
       free <- true
42
       if msg_type of p is "count_report" then
43
         num <- extract from actual message from p</pre>
45
         if num is evenly divisible by 20 then
           send p to CRT process to display "Process C"
           free <- false
           //hibernate for 10 sec
           send a delayed send (10 sec, msg\_type<-wakeup10) to itself using q
49
           loop forever
50
             //block and let other processes execute
51
             q <- receive_message(NULL)</pre>
52
             if (msg_type of q is wakeup10) then
53
               exit this loop
54
55
56
               put q on the local message queue
57
             endif
           endloop
         endif
       endif
60
       if (free) then
61
         release_memory_block(p)
62
       endif
63
       release_processor()
64
     endloop
```

5.3 Initialization 26

#### 5.3 Initialization

Initialization of an OS is heavily dependant on its architecture. We must understand the memory mapping of the coldfire board to link object codes efficiently. The first component to initialize will be interrupts. This will be done in assembly code because we do not want an unspecified state of the OS at boot time. Once the memory regions are defined precisely in the kernel, the core of the kernel will be able to start.

#### 5.4 Process Initialization Table

To start processes, the operating system has to know how initialize and how to start them. That is why we have the **process initialisation table**. The structure of this table is shown in Table 5.4.

Name	Type of datum	
process_id	Integer : unique id of the process	
process_priority	Enum: priority of the process	
init_SP	Pointer to memory: address of the	
	first byte of the stack	
init_PC	Pointer to memory: address of the	
	first byte of the code to execute	

Table 5.1: Description of the Process Initialization Table

#### 5.5 Implementation/Test Plan

#### 5.5.1 Storage of the code

The code will be stored using a subversion repository on the unix server **eceunix**.

#### 5.5.2 Compilation of the code

The code will be cross-compiled on unix. Most of the code will be compiled with the  $gcc^1$ .

#### **5.5.3** Tools

All tools for compilation and coding will be open source. The gnu binutils will be compiled for the motorolla architecture to be able to assemble assembly code. All the compilation works will be handled by makefiles to win a lot of time.

#### **Portability**

The os will be coded as portable as possible: all the arch-specific code will be stored in a specific file, to allow portability and to abstract the architecture stuffs.

#### **Emulator**

The emulator was successfuly compiled and tested, so it will be used for testing purposes for each module of the os.

<sup>&</sup>lt;sup>1</sup>gcc : the Gnu C Compiler

#### 5.5.4 Testing on the board

Some things can not be run on the emulator, like running the timer interrupt at the good speed and so on. When we will want to test precise hardware stuffs, we will test in on the real MFC5307 boards.

#### 5.5.5 Using an oscilloscope

An oscilloscope may be needed to test some very rapid interrupts or delays. Puting a value in a PIO register is very fast, and we can mesure it efficiently with an oscillator.

5.6 Task Division 28

#### 5.6 Task Division

We are going to use the google agenda tool to share documents.

Name	Tasks	
Johan MATHE	Setting up the svn repository	
	Implementing data types	
	Coding context switch and timer interrupt	
	handler	
Pooyan NAJAFI	Software interrupts	
	Hardware interrupts	
	Queuing	
Chung Hong CHEUNG	System processes	
	Messaging	
Gohulan BALACHANDRAN	Memory structure	
	Implementation of primitives	

Table 5.2: Description of tasks division

StakeHolder	Action	Due Date
Gohulan and Johan	Global Information and	June 20
	DataStructs	
Gohulan and Johan	Primitives	June 25
Pooyan and Patrik	Timer IRQ	July 1
Pooyan and Patrik	Software Interrupt	July 3
Patrik	Rest of HW interrupts	July 5
Pooyan and Gohulan	System and user Processes	July 7
Whole Group	Compile and testing	Mid-July

Table 5.3: Description of milestone