Soc Design Laboratory - Lab3


系級:電子所一年級 學號:R12943003 姓名:劉冠亨

• Introduction


此次實驗是使用 Verilog 設計 Finite-Impulse-Response IP, 再根據 BUS 將設計好的硬體 IP 做 Wrapper, 最後在 Xsim 進行模擬, 驗證自行設計的 IP 功能是否正確。

除了 FIR IP 設計也有應用不同 BUS(axi-lite、axi-stream) 進行 dataflow 的優化,提升整體系統的效能。

Block diagram



• Resource usage



Utilization	Post-S	Post-Synthesis Post-Implementation						
			Graph Table					
Resource	Estimation	Available	Utilization %					
LUT	251	53200	0.47					
FF	103	106400	0.10					
DSP	3	220	1.36					
IO	330	125	264.00					
BUFG	1	32	3.13					

• Timing Report




• Simulation waveform

Coefficient program and read back



Data stream-in and stream-out



RAM access control

data[31:0] =00000000	000+ 00+ + 00000000	00+0+0+00000000000000000000000000000000	(100+)+ (+ (0+) 00	000000 (00+)+ (+)	0++ 000000000 (00+)+	8++++ 00000000	00+ + 0+ + + 0+ 000	00000 (00+)+ 0+(+ 0+)+	+ 00000
data A[11:0] =000	++ 000 + 0+ + 0+ + +	8+ 866 + 8+ + + 8+	(* * 8* 8 8 8 8 8* * * *	8+ + (+ (+ (8+)) 868 (8+ (+)	(* 8+ (* (* 8+ (*) 866 (8+ (*	9 9 9 9 9 9 9	989 9+ 4 + 9+ 9+ 9+ 9+	+ + + 9+ + 9+ + + + +	+ (8+)+ (8
data Di[31:0] =00000000	00+ () 000000000	00000000	00000000	€00000000	/ 000000000		99999999		
data Do[31:0] =00000000	000+ 000+ + 00000000	98+ + + 90000000	(98+)+ (+)8+)86	986999 (98+)+ (+)	8+ + 800000000 (98+)+1	8+ + + + 69866686	88+ + 8+ + + 8+ 800	00000 (00+ + 0+ + 0+ + 0+ +	99999
data EN=0									
data WE[3:0]=0	e	Дв	Дв	Дв		Д.	9	Де	
data length[31:0] =00000000	00000258								
data_nptr[3:0]=0	A 0 123456789	A 0 1234567	8 9 A B 12345	6789A0 123	456789A0 12	3 4 5 6 7 8 9 A 0	12345678	9 A 0 1 2 3 4 5 6 7	8 9 A
data_ptr[3:0]=0	9A 0 123456789	A 0 1234567	8 9 A 0 12 3 4 S	6 7 8 9 A 0 1 2 3	4 5 6 7 8 9 A 0 1 2	3 4 5 6 7 8 9 A 0	1 2 3 4 5 6 7 8	9 A 0 1 2 3 4 5 6 7	7 8 9 A
en =0	П								

