



## Computer Architecture

### **Project 1 Report – Spring 2025**

#### **Pipelined Datapath**

John Ebrahim

900226449

Zeina El Sawy

900223285

Ziad Gaballah

900221960

#### **Supervised by**

Dr. Cherif Salama

In this project for CSCE 3301 – Computer Architecture, we will design and test a simple RISC-V processor on the Nexys A7 FPGA board. The processor must support the RV32I instruction set and use a pipelined design with shared memory for both instructions and data. The goal is to learn how modern CPUs work, especially how they handle instructions in stages and manage hazards. For this milestone, we moved beyond the single-cycle approach and implemented a complete pipelined datapath, with forwarding and hazard detection units, and verified the design through simulation.

- We added the registers IF/ID, ID/EX, EX/MEM, MEM/WB to turn our DP from single-cycled to pipelined.
- Implemented both the Forwarding Unit and the Hazard Detection Unit and their corresponding MUXs.
- Modified the load signal of the PC and IF/ID registers to be the NOT stall signal.
- We replaced the instruction memory and the data memory with a single memory.
- Split the memory into 256 bytes for instructions and the rest for data (maximum program

size = 64)

- We implemented all RISC-V multiplication and division instructions.
- We made the ALUsel 5 bits for the multiplication and division.


## Issues



- A problem we encountered was while we were trying to build a pipelined datapath with the branch in the ID stage, we accidentally had another module as top and we had several errors in our code without realizing and it cost us a lot of time.
- A major issue we faced was the wiring between components. It cost us a lot of time to debug the errors that we would face.
- When starting the pipeline, we called the parameters of the registers incorrectly so some registers would work and others would not.
- Instruction SRAI was not operating correctly, it was being read as a load instruction because bit inst[25].
- SLL and SRL were not functioning properly until we realized they operate in the opposite fashion (SLL acts as SRL and vice versa).
- The JAL increments the PC incorrectly ( $pc + imm - 4$ ) incorrectly stores the address in the register (Same for branch instructions).
- When trying to test data hazards, we were facing an undefined problem when testing RAW dependencies and we tried tracing it back to the Hazard Unit; however, the problem was unrelated to the unit and more to the structure of the instructions.

## Solutions

- Realizing our pipeline with an early branch was faulty, we migrated back to a regular pipelined datapath and moved on from there. Although the wiring errors cost us time, we started to properly trace and debug the errors and fix them. Instructions SLL and SRL were fixed by switching the ALUsel signal between them to generate their expected output. To properly test data hazards, we implemented unit testing where we tackled each type of hazard separately such as Load-Use, Regular RAW, Double Data Dependencies. We also figured out that both JAL and branch instructions would jump by the (offset - 4), so we added 4 to the multiplexer input that corresponds to the address of the PC after a jump or branch.

## Test Waveforms





- All instructions (tested or not tested):  
[https://docs.google.com/spreadsheets/d/13qWn1fRsMHk\\_KRIKud-0jo2AdAoMOfh\\_JQ6Mubzvhk0/edit?usp=sharing](https://docs.google.com/spreadsheets/d/13qWn1fRsMHk_KRIKud-0jo2AdAoMOfh_JQ6Mubzvhk0/edit?usp=sharing)