

# SMP Linux Bring up on a MIPS32® Coherent Processing System

Document Number: MD00721 Revision 01.01 February 7, 2013 Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Tech, LLC, a Wave Computing company ("MIPS") and MIPS' affiliates as applicable. Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS or MIPS' affiliates as applicable or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS (AND MIPS' AFFILIATES AS APPLICABLE) reserve the right to change the information contained in this document to improve function, design or otherwise.

MIPS and MIPS' affiliates do not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3, MIPS-32, MIPS-64, microMIPS-32, microMIPS-3D, MIPS-3D, MIPS-16, MIPS-16e, MIPS-Based, MIPS-Based, MIPS-VERIFIED, Aptiv logo, microAptiv logo, interAptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, proAptiv logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, Corextend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, Navigator, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD-3, SmartMIPS, SOC-it, and YAMON are trademarks or registered trademarks of MIPS and MIPS' affiliates as applicable in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

1	INT	RODUCTION	4
2	YAI	MON AND LINUX BOOT UP FLOWS	5
	2.1	YAMON BOOT UP FLOW	5
	2.2	YAMON HIGH-LEVEL SET-UP FLOW FOR SMVP LINUX BOOT UP	11
	2.3	LINUX HIGH-LEVEL SET-UP FLOW FOR SMVP LINUX BOOT UP	
	2.4	DETAILS OF CALLING FLOW IN SMP LINUX	13
3	Q 8	k A	22
	3.1	How does the code determine which CPU is executing?	22
	3.2	Why is Core1 unable to acknowledge reset?	22
	3.3	WHAT DOES THE MESSAGE "UNABLE TO COMMUNICATE WITH CPU; PROCESSOR NEVER ACCESSED DMSEG" MEAN?	22
	3.4	WHAT IS THE HIGH-LEVEL VIEW OF THE GCR, CPC, AND GIC ADDRESS MAPPING USED ON THE MALTA BOARD?	23
	3.5	How is Core1 released from the Navigator Console?	24
	3.6	How does YAMON BIND TCs to VPEs on a Coherent Processing System core?	24

# 1 Introduction

This application note describes how to boot up SMP Linux on a MIPS32® Coherent Processing System.

The application was developed using 1004K<sup>™</sup> bit files executing on a Malta development platform.

- Linux kernel: http://www.linux-mips.org/pub/linux/mips/mti-stable/v2.6/linux-mti-2.6.35.9-2.tar.gz
- Yamon source: http://www.mips.com/secure-download/index.dot?product\_name=/auth/yamon-src-02.21.tar.gz
- Bit files: A00205-1004Kc-1\_3c\_0-2i-64ID-64TLB-noL2\_ITU-REF00693 fl A00206-1004Kc-1\_3c\_0-2i-64ID-64TLB-noL2\_ITU-REF00693 fl
- Malta<sup>TM</sup> Development Board with 256 MB RAM

## 2 YAMON and Linux Boot Up Flows

#### 2.1 YAMON Boot Up Flow


The Malta bit file is hardwired so that on cold reset, only Core0 in a multi-core cluster will power-up and begin executing code from the reset vector at address 0xbfc0.0000. Only VPE0 on Core0 will execute the code sequence in the flow chart and enter the shell. No other VPE/Core will execute YAMON code until VPE0 on Core0 powers-up the other cores in the shell cpu init() function.

YAMON is carefully coded such that only VPE0 on Core0 initializes the Coherence Manager (CM), Cluster Power Controller (CPC), and relocates code and data.

The EBase. CPUNum bit is used to identify which core is executing the code. In this case, VPE0 on Core0 has EBase. CPUNum=0. The CPU number is checked in the sys\_platform\_early() function. As a result, the value of EBase. CPUNum is stored in the V1 general-purpose register.


A flow chart of YAMON boot from the reset vector to the boot loader's shell is shown below. In the figure:

- A green background indicates that code is executed from flash with cache disabled.
- A white background indicates that code is executed from flash with cache enabled.
- An orange background indicates that code is executed from RAM with cache enabled.




After CM has been initialized, YAMON initializes multi-threading (MT) by binding TC1 to VPE1.

VPE1 on Core0 does not begin executing code after the Coherent Processing system has been initialized by VPE0; VPE1 will be released later in shell\_cpu\_init(), which is required because the RAM has not been initialized, and the code has not been copied to the RAM. After multi-threading has been initialized, VPE0/TC0 will copy code and data to the RAM. For a non-MT core such as the 1074K<sup>TM</sup>, the MT initialization mechanism is bypassed.



The high-level view of the memory map after the code relocation is shown below.



After the code relocation, YAMON will continue performing system-level initialization. Before entering the shell, VPE0 on Core0 will release other cores in the gcmp\_start\_cores() function. The calling flow is shown below. To release a core, it is powered-up by setting CPC\_CMD\_REG.CMD=0x3.

```
c_entry() in init/main.c
sys_cpu_type
sys_fpu_enable
arch platform init
initmodules
core_optimize
arch_platform_init
loader_init
sys_enable_int
shell_setup
```


```
shell_setup(void) shell/shell_init.c
shell arch
shell_help_init
shell( commands, command_count )
```

```
shell_arch(void) arch/shell/platform/shell_platform.c
shell_cksum_init
shell_register_cmd
:
:
shell_cpu_init()
```


```
shell_cpu_init in shell/cpulaunch.c
release VPE1 by executing evpe instruction if MT is enabled
shell register cmd
:
:
gcmp_start_cores()
```

gcmp\_start\_cores in shell/cpulaunch.c
release other core by executing gcmp requester(core id)
Core released by program CPC\_CMD\_REG[CMD]=0x3


When all other cores in the multi-core cluster have powered-up, they will begin fetching code from the reset vector. The orange arrow shows how other cores/VPEs (other than Core0) boot up and enter the dummy loop.




## YAMON Bring up and Linux Handshake Flow Diagram



# 2.2 YAMON High-level Set-up Flow for SMVP Linux Boot Up



# 2.3 Linux High-level Set-up Flow for SMVP Linux Boot Up



# 2.4 Details of Calling Flow in SMP Linux

Below is the detailed SMP Linux calling flow. The orange background color indicates that the functions are executed by VPE0 on Core0 (or Core0 for non-MT cores). The blue background indicates that the call is executed only by other VPEs/CPUs.

Func	tion n	name & calling flow	File where function is defined	Console output
ke	rnel_e	entry ()	./arch/mips/kernel/head.S	
	init s	start kernel ();	./init/main.c	
	sm	p_setup_processor_id()		
	locl	kdep_init();		
	deb	oug_objects_early_init();		
	boo	ot_init_stack_canary();		
	cgr	oup_init_early();		
	loca	al irq disable();		
	ear	ly_boot_irqs_off();		
	ear	ly_init_irq_lock_class();		
	locl	k_kernel();		
	tick	_init();		
	boo	ot_cpu_init();		
		set cpu online(cpu, true);		
		set_cpu_active(cpu, true);		
		set_cpu_present(cpu, true);		
		set_cpu_possible(cpu, true);		
	pag	ge address init();		
	set	up_arch(&command_line);	arch/mips/kernel/setup.c	
		cpu probe();	arch/mips/kernel/cpu-probe.c	
		cpu_probe_mips(c, cpu);	arch/mips/kernel/cpu-probe.c	
		decode_configs();	arch/mips/kernel/cpu-probe.c	
		spram_config()		
		cpu_probe_vmbits(c);		
		prom init	arch/mips/mti-malta/malta- init.c	Display "Linux" on LED and "LINUX started" to console"
		prom_init_cmdline();	arch/mips/mti-malta/malta- cmdline.c	
		prom_meminit();	arch/mips/mti-malta/malta- memory.c	
		console_config();	arch/mips/mti-malta/malta- init.c	
		gcmp_probe(GCMP_BASE_ADDR, GCMP_ADDRSPACE_SZ);		
		register_smp_ops(&cmp_smp_ops); or register_smp_ops(&vsmp_smp_ops);		

Func	tion i	name &	calling flow	File where function is defined	Console output
				arch/mips/kernel/early_printk.	·
			_early_printk();	С	
		re	gister console(&early console);	./kernel/printk.c	Display "bootconsole [early0] enabled"
		cpu_re		arch/mips/kernel/cpu-probe.c	Display ""CPU revision is:"
			bugs early();		
			nem_init(cmdline_p);	arch/mips/kernel/setup.c	Print Memory map "Determined physical RAM map"
		pl	at mem setup();		
		pr	int memory map();		Print Memory map " memory: 00001000 @ 00000000 (reserved)"
		pa	arse_early_param();		
		bo	potmem init();	arch/mips/kernel/setup.c	Display "Wasting 44064 bytes for tracking 1377 unused pages"
			init_initrd();		
			init bootmem node();		
			reserve_bootmem(PFN_PHYS(mapstart), bootmap_size, BOOTMEM_DEFAULT);		
			finalize_initrd();		Display "Initrd not found or empty - disabling initrd"
		sp	parse init();		
		pa	aging_init();	./arch/mips/mm/init.c	
			pagetable init();		
			kmap_init();		
			kmap coherent init();		
			free area init nodes	./mm/page alloc.c	Display "Zone PFN ranges:" "Movable zone start PFN for each node" "early node map[1] active PFN ranges"
		resour	ce_init();		
		plat_sr	mp_setup();	arch/mips/include/asm/smp- ops.h	
		cn	np smp setup();	arch/mips/kernel/smp-cmp.c	Display "Detected 5 available secondary CPU(s)"
	mr	m_init_o	wner(&init_mm, &init_task);		
	set	tup com	mand line(command line);		
	set	tup_nr_c	cpu_ids();		
	set	tup per	cpu areas();	./mm/percpu.c	
		рсри е	embed first chunk	./mm/percpu.c	Display "PERCPU: Embedded 7 pages/cpu @81203000 s5888 r8192 d14592 u65536"
		рс	cpu_setup_first_chunk	./mm/percpu.c	
			pcpu_dump_alloc_info	./mm/percpu.c	Display "pcpu-alloc: s5888 r8192 d14592 u65536 alloc=16*4096" "pcpu-alloc: [0] 0 [0] 1 [0] 2 [0] 3 [0] 4 [0] 5"
		рс	cpu free alloc info	./mm/percpu.c	
		fre	ee_bootmem	./mm/bootmem.c	
	sm	np prepa	are boot cpu();	./arch/mips/kernel/smp.c	

Funct	ion n	ame &	calling flow	File where function is defined	Console output
		set c	pu possible(0, true);		
		set_c <sub>l</sub>	pu_online(0, true);		
		cpu s	et(0, cpu callin map);		
	bui	ld_all_z	zonelists();	./mm/page_alloc.c	
					Display "Built 1 zonelists in Zone order, mobility grouping on.
			_zonelists(pgdat);	./mm/page_alloc.c	Total pages: 65024"
			zonelist cache(pgdat);		
	pag	ge_allo	c_init();		Picela likewal as word live to the Political live
	prir	ntk(KFR	N_NOTICE "Kernel command line: %s\n", boot_command_line);		Display "Kernel command line: init=/init ip=dhcp console=ttyS0,38400n8r"
			ly param();		Consider transfer recent
			s("Booting kernel", static_command_line,startparam,stopparam -		
	S	tart	param, &unknown bootoption);		
	pid	hash_ir	nit();	./kernel/pid.c	
		alloc	large system hash	./mm/page alloc.c	Display "PID hash table entries: 1024 (order: 0, 4096 bytes)"
	vfs_	_caches	s_init_early();	./fs/dcache.c	
		dcach	e init early();	./fs/dcache.c	
					Display "Dentry cache hash table entries: 32768 (order: 5,
			lloc large system hash	./mm/page alloc.c	131072 bytes)"
			NIT_HLIST_HEAD		
		inode	init early();	./fs/inode.c	Disabilities de contra trada de la decembra de COOM (code e de
		a	lloc large system hash	./mm/page alloc.c	Display "Inode-cache hash table entries: 16384 (order: 4, 65536 bytes)"
			NIT HLIST HEAD	yy page amore	
	sor		extable();	./kernel/extable.c	
			extable();	./lib/extable.c	
	trai	p init()		arch/mips/kernel/traps.c	
	0.0.		pu_trap_init();	arch/mips/kernel/traps.c	
			hange cO status	a. a.,po, norne, a apore	
			pu_cache_init();	arch/mips/mm/cache.c	
			r4k cache init();	arch/mips/mm/c-r4k.c	
				2.2.7	Display "Primary instruction cache 32kB, 4-way, VIPT, linesize
			probe_pcache();		32 bytes." "Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes"
			setup_scache();		Display "MIPS secondary cache 512kB, 8-way, linesize 64 bytes."
			r4k_blast_dcache_page_setup();		
			r4k blast dcache page indexed setup();		
			r4k_blast_dcache_setup();		

Fun	ctio	n name	e & calling flow	File where function is defined	Console output
			r4k blast icache page setup();		
			r4k_blast_icache_page_indexed_setup();		
			r4k blast icache setup();		
			r4k_blast_scache_page_setup();		
			r4k blast scache page indexed setup();		
			r4k_blast_scache_setup();		
			build clear page();		
			build_copy_page();		
			local r4k flush cache all(NULL);		
			coherency_setup();		
			tlb init();		
		set	t_handler(0x180, &except_vec3_generic, 0x80);		
		set	t except vector(i, handle reserved);		
		bo	ard_ejtag_handler_setup();		
		set	t except vector(23, handle watch);		
		set	t_vi_handler(i, NULL);		
		pa	rity_protection_init();	arch/mips/kernel/traps.c	Display "Writing ErrCtl register=00000000" "Readback ErrCtl register=00000000"
		bo	ard be init();		
		bo	ard_nmi_handler_setup();		
		sig	nal init();/signal32 init();		
		loc	ral_flush_icache_range(ebase, ebase + 0x400);		
		flu	sh tlb handlers();		
	r	mm_in	it();	./init/main.c	
		pa	ge cgroup init flatmem();		
		me	em init();	arch/mips/mm/init.c	Display "Memory: 252512k/255328k available (3412k kernel code, 2452k reserved, 851k data, 1376k init, 0k highmem)"
			calculate totalram_pages, num_physpages, totalhigh_pagescodesize, datasize, initsize		
		km	nem_cache_init();		
		pg	table cache init();		
		vm	nalloc_init();		
	S	ched	init();		
	þ	oreemp	ot_disable();		
	r	cu ini	t();	./kernel/rcupdate.c	
			rcu_init	./kernel/rcutree.c	
			rcu bootup announce	./kernel/rcutree plugin.h	Display "Hierarchical RCU implementation."
			rcu_init_preempt		

Funct	tion n	name & calling flow	File where function is defined	Console output
		open softirq(RCU SOFTIRQ, rcu process callbacks);		
		cpu_notifier(rcu_barrier_cpu_hotplug, 0);		
	ear	arly irq init();		Display "NR IRQS:256"
	init	it_IRQ();	arch/mips/kernel/irq.c	
		set irq noprobe(i)		
		arch init irq();	arch/mips/mti-malta/malta- int.c	Display "CPU0: status register was 11002400" "CPU0: status register now 11002400" "CPU0: status register frc 11003c00"
		init_i8259_irqs		
		mips cpu irq init();	arch/mips/kernel/irq cpu.c	
		init_msc_irqs		
		set vi handler(MIPSCPU INT 18259A, malta hw0 irqdispatch);		
		set_vi_handler(MIPSCPU_INT_COREHI, corehi_irqdispatch);		
		setup irq(MIPS CPU IRQ BASE+MIPSCPU INT I8259A, &i8259irq);		
		setup_irq(MIPS_CPU_IRQ_BASE+MIPSCPU_INT_COREHI,&corehi_irqaction);		
		fill ipi map();		
		gic_init(GIC_BASE_ADDR, GIC_ADDRSPACE_SZ, gic_intr_map, ARRAY SIZE(gic intr map), MIPS GIC IRQ BASE);		
	prio	rio_tree_init();		
	init	it timers();		
	hrt	rtimers_init();		
	sof	oftirq init();		
	tim	mekeeping_init();		
	tim	me init();	./arch/mips/kernel/time.c	Display "CPU frequency 24.99 MHz"
		plat time init();	./arch/mips/mti-malta/malta- time.c	
		estimate_cpu_frequency();		
		mips scroll message();		
		plat_perf_setup();		
		mips clockevent init()		
		init_mips_clocksource()		
	pro	rofile init();		
	ear	arly_boot_irqs_on();		
	loc	cal irq enable();		
		et_gfp_allowed_mask(GFP_BITS_MASK);		
		nem cache init late();		
		onsole_init();	drivers/char/tty_io.c	
		con initcall start		
		con_init()	drivers/char/vt.c	Display "Console: colour dummy device 80x25"
17		· ·	n = 1 ln an a MAIDC22® Cabanant	

Funct	ion name & calling flow	File where function is defined	Console output
	lockdep info();		
	locking_selftest();		
	page cgroup init();		
	enable_debug_pagealloc();		
	kmemtrace init();		
	kmemleak_init();		
	debug objects mem init();		
	idr_init_cache();		
	setup per cpu pageset();		
	numa_policy_init();		
	if (late time init) late time init();		
	sched_clock_init();		
	calibrate_delay();	./init/calibrate.c	Display "Calibrating delay loop 200.25 BogoMIPS (lpj=2093056)"
	pidmap init();		
	anon_vma_init();		
	thread info cache init();		
	cred_init();		
	fork init(totalram pages);		
	proc_caches_init();		
	buffer init();		
	key_init();		
	security init();		
	vfs_caches_init(totalram_pages);		
	dcache init();		
	inode_init();		
	files init(mempages);		
	mnt_init();	./fs/namespace.c	Display "Mount-cache hash table entries: 512"
	bdev cache init();		
	chrdev_init();		
	radix tree init();		
	signals_init();		
	page writeback init();		
	cgroup_init();		
	cpuset init();		
	taskstats_init_early();		
	delayacct init();		

Fund	Function name & calling flow											File where function is defined	Console output
	check bugs();												
	acı	acpi_early_init();											
	sfi	sfi init late();											
	ftra	ftrace_init();											
	res	rest init();										./init/main.c	
		rcı	u_sch	edule	r_sta	rting();							
		ke	rnel	threa	d(ker	nel init,	NULL,	CLO	NE FS	CLON	E SIGHAND);		
			ker	nel_ii	nit							./init/main.c	
				smp	pre	pare cpu	ıs(setu	ıp m	ах ср	us);			
					cmp	_prepare	e_cpus	S				arch/mips/kernel/smp-cmp.c	
						mips m	nt set	cpuc	option	ıs			
				do_	pre_s	smp_inito	calls();						
					ir	nitcall sta	art						
				star	t_bo	ot_trace(	);						
				smp	init	();						./init/main.c	
					cpu	_up(cpu)	;					./kernel/cpu.c	
						cpu ma	aps up	odate	begi	n();			
						_cpu_u	p(cpu,	0);				./kernel/cpu.c	
							u hot						
										l chain( r calls);	&cpu chain, CPU UP PREPARE		
							cpu_u					arch/mips/kernel/smp.c	
							forl	k idle	e(cpu)	;			
							boo	ot_se	conda	ıry(cpu,	idle);	arch/mips/kernel/smp-cmp.c	
								cm			ndary(cpu, idle);	arch/mips/kernel/smp-cmp.c	
										on_cpu_ g)gp, a0	_start(cpu, pc, sp, (unsigned );	arch/mips/mti-malta/malta- amon.c	
										update	e struct cpulaunch, each core execute smp bootstrap()		
		smp_bootstrap()				smp	bootstrap()	arch/mips/kernel/head.S					
		mips ihb						arch/mips/kernel/entry.S					
		setup_c0_status_sec			etup_c0_status_sec	arch/mips/kernel/head.S							
		smp slave setup						arch/mips/kernel/head.S					
		start_secondary				s	tart_secondary	arch/mips/kernel/smp.c					
		cpu probe()			cpu probe()	arch/mips/kernel/cpu-probe.c							
											cpu_report();		
											per cpu trap init();		
											mips_clockevent_init();		

Function i											File where function is defined	Console output
	mp ops->init secondary();									mn_ons->init_secondary()·		
										calibrate_delay();		
										notify cpu starting(cpu);		
										mp_ops->smp_finish();		
										set cpu sibling map(cpu);		
										cpu_set(cpu,		
										cpu callin map);		
										synchronise_count_slave();	arch/mips/kernel/sync-r4k.c	
										cpu idle();		
						(	pu_i	sset(c <sub>l</sub>	ou, cpu_cal	lin_map)		
						ι	udela	y(100)	;			
						(	cpu_s	set(cpu	ı, cpu_onlir	ne_map);		
						set c	ou ac	ctive(c	pu, true);			
								er_call	_chain(&cr	ou_chain, CPU_ONLINE   mod,		
						hcpu)						
						cpu_h						
				n riv		maps			ne(); t up %ld CF	11 la\ n''		
						n onlir				νυς (II ,		Display "Brought up 6 CPUs"
				smį	p_cpu	s_done	e(setu	ıp_ma	x_cpus);		arch/mips/kernel/smp.c	
					mp	ops->c	pus	done(	);		arch/mips/kernel/smp-cmp.c	
						cmp_	cpus_	_done			arch/mips/kernel/smp-cmp.c	
					synd	chronis	e cou	unt m	aster();		arch/mips/kernel/sync-r4k.c	
			sch	ed_ir	nit_sm	ıp();						
			do	basic	setu	ıp();						
	n	numa_	defau	lt_po	licy();							
	k	kernel	threa	d(kth	reado	d, NULL	, CLO	NE FS	CLONE	FILES);		
	find_task_by_pid_ns(pid, &init_pid_ns);							_ns);				
	unlock kernel();											
	init_idle_bootup_task(current);											
	preempt enable no resched();											
		schedu										
	р	oreem	ot dis	able(	);							
	С	cpu_idl	le();									

#### NOTES:

- 1. The function asmlinkage \_\_cpuinit void start\_secondary(void) in arch/mips/kernel/smp.c is the first C code executed by all secondary CPUs.
- 2. The first function executed by the primary CPU is \_\_kernel\_entry (). The first function executed by the secondary CPU is smp\_bootstrap().
- 3. The functions synchronise\_count\_master() and synchronise\_count\_slave() are used to synchronize the clock source among primary and secondary CPUs. Two possible clock sources can be used: the traditional Count/Compare from each core or the global counter in GIC.

#### 3 Q & A

### 3.1 How does the code determine which CPU is executing?

The code can check the *CPUNum* field in the CP0 *EBase* register. For a two-core/four-VPE configuration, VPE0 in Core0 has a value of 0. The other values are:

VPE1 on Core1 has value of 1 VPE0 on Core1 has value of 2 VPE1 on Core1 has value of 3

On two-core two-VPE configurations:

VPE0 on Core0 has value of 0 VPE0 on Core1 has value of 1

#### 3.2 Why is Core1 unable to acknowledge reset?

When using the Navigator Console to reset the target (EJTAGBOOT), the console will display "Unable to acknowledge reset". This indicates that the CPC did not release Core1 in order that both VPE0 and VPE1 on Core1 cannot respond to the reset request from JTAG until the code issues a power-up command.

```
🎀 mips_1004k_keng.tcl - MIPS Navigator Console
                                                                                                       File Console Edit Interp Prefs History Help Tools
(c0v0) 2 %reset
c0v0: Reset detected.
c0v0: Reset acknowledged.
c0v1: Reset detected.
c0v1: Reset acknowledged.
c0v0: Halted at 0xBFC00000.
0xBFC00000 10000005
                                   0xbfc00018
c1v0: Reset detected.
c1v0: Unable to acknowledge reset.
c1v1: Reset detected.
c1v1: Unable to acknowledge reset.
c0v1: Halted at 0x80000E30.
(c0v0) 3 %
```

# 3.3 What does the message "Unable to communicate with CPU; Processor never accessed DMSEG" mean?

When using the System Navigator probe to read/write the CPC register, and the error "Unable to communicate with CPU; Processor never accessed DMSEG" appears on the console, most likely the CPC is not enabled. Set GCR\_CPC\_BASE.CPC\_EN to 0x1 to enable the CPC unit.

```
**Mips_1004k_keng.td - MIPS Navigator Console

File Console Edit Interp Prefs History Help Tools

(c0v0) 9 %word 0xbbde2000

Unable to communicate with CPU; Processor never accessed DMSEG.
(c0v0) 10 %
(c0v0) 10 %
```

# 3.4 What is the high-level view of the GCR, CPC, and GIC address mapping used on the Malta board?

Below is the address mapping used by YAMON on the Malta board for the GCR, CPC, and GIC. The GCR is 64KB from the CPC, and the CPC is mapped next to the GIC.

	Start Addr	Size	Name	Note			
61	0x1fbf.e000	8K	Global Debug Block	By default based address is hardwired to			
Global Control	0x1fbf.c000	8K	Core-Other Control Block	0x1fbf.8000. Can be reprogramed by SW			
Registers	0x1fbf.a000	8K	Core-Local Control Block	via GCR Base Register[GCR_BASE].			
riegisters	0x1fbf.8000	8K	Global Control Block				
			Unused				
	0x1bde.8000	64K					
Chuston	0x1bde.6000	8K	Unused	Based address is set by Cluster Power			
Cluster Power	0x1bde.4000	8K	Core-Other Control Block	Controller Base Address			
Controller	0x1bde.2000	8K	Core-Local Control Block	Register[CPC_BaseAddress] bits.			
	0x1bde.0000	8K	Global Control Block				
Global				Based address is set by Global Interrupt Controller Base Address Register [GIC_BaseAddress] bits.			
Interrupt	0x1bdd.0000	64K	User-Mode Visible Section				
Controller	0x1bdc.c000	16K	VPE-Other Section				
	0x1bdc.8000	16K	VPE-Local Section				
	0x1bdc.0000	32K	Shared Section				

#### 3.5 How is Core1 released from the Navigator Console?

To release Core1 from the System Navigator probe, enter the commands shown below in the Navigator Console.

The first command, word <code>0xbfbf8088</code> <code>0xlbde0001</code>, writes <code>0xlbde0001</code> to <code>0xbfbf8088</code> in KSEG1, which is the address of the <code>Cluster Power Controller Base Address Register</code> (<code>GCR\_CPC\_BASE</code>). The value <code>0xlbde0001</code> is used to set the physical address of the CPC to <code>0xlbde0000</code> and enable the CPC:

```
GCR_CPC_BASE[CPC_BaseAddress] = 0x1bde0
GCR_CPC_BASE [CPC_EN] = 0x1
```

The second command, word 0xbbde2010 0x00010000, writes 0x00010000 to the KSEG1 address 0xbbde 2010, which is the address of *CPC\_OTHER\_REG*. The value of 0x00010000 is used to set *CORENUM* to 0x1in that register.

```
CPC\_OTHER\_REG[CORENUM] = 0x1
```

This programs the CPU IDs of the other cores so that the Core Other Addressing Register can be used to power-up that core.

The third command powers up Core 1. The command word 0xbbde4000 0x00000003 writes 0x0000 0003 to the KSEG1 address 0xbbde 4000, which is the address of the Other Cores Cluster Power Controller's command register. The value of 0x00000003 writes the power-up command to that register and powers up the core.

 $CPC\_CMD\_REG[CMD] = 0x3$ 

#### 3.6 How does YAMON bind TCs to VPEs on a Coherent Processing System core?

By default, YAMON binds TC0 to VPE0 and binds all other TCs to VPE1 on each core. Only TC1 on VPE1 runs the dummy polling loop. All other TCs remain inactive.