

Week05_Mojo V3 - Mojo V3 Start, Verilog and VHDL

1. Install

These tutorials walk you through setting up the required software.

1. Xilinx's ISE
2. Mojo Loader

ISE is the tool provided by Xilinx, the guys who make the FPGA on the Mojo. It is responsible for building your projects.

The Mojo Loader is a simple tool we provide for loading the .bin files generated from ISE onto your Mojo.

1.1 Install Xilinx's ISE 14.7

1. Installs W14.7

"D:_Install_Digital_DigitalLab SUT\Xilinx_ISE_DS_Win_14.7_1015_1\bin\nt64 xsetup.exe"

> Select WebPack Only

2. Run

Re: _pn.exe crash in ISE 14.5

06-01-2014 11:59 AM

hi, friend, I meet the same problem as you. Luckily, I got a easy solution that you can choose to boot 32bit rath is followed:


Right-click the desktop ISE icon selection properties - shortcut

Modify the way

X:\ISE\14.4\ISE_DS\settings64.bat X:\ISE\14.4\ISE_DS\ISE\bin\nt64\ise.exe

to

X:\ISE\14.4\ISE_DS\settings32.bat X:\ISE\14.4\ISE_DS\ISE\bin\nt\ise.exe




3. Window → Xilinx Manage License → license at

"D:_Install_Digital_DigitalLab SUT\Xilinx_ISE_DS_Win_14.7_1015_1\Xilinx.lic"

1.2 Install Mojo Loader

1. Download <http://cdn.embeddedmicro.com/mojo-loader/mojo-loader-1.3.0.exe>
2. Test Run



2. My First Project


Lab01 - สร้างไฟวิ่ง 8 ดวงออกทาง LED ของ Mojo V3 Board

< Ref https://sites.google.com/site/eplearn/vhdl_fpga/lab/fpga_lab1 >

วัตถุประสงค์

- เพื่อศึกษาการใช้งาน ISE webpack 14.7
- เพื่อศึกษาการใช้งาน บอร์ด MOJO V3

ระบบ




รูปที่ 1 ระบบวงจรไฟวิ่ง

การทำงาน

reset	การทำงาน
0	yout = "00000001"
1	ไฟวิ่งจากขวามือไปซ้ายมือ (MSB <- LSB)

การทดสอบบนบอร์ด MOJO V3


เนื่องจากความถี่ของสัญญาณนาฬิกาเป็น 50 MHz ถ้านำมาใช้กับวงจรนี้ จะไปเห็นลักษณะการวิ่งเลย ดังนั้น ต้องมีการหารความถี่ให้เหลือน้อยลง ดังนั้นระบบตามรูปที่ 1 ต้องเพิ่มวงจรหารความถี่เข้าไปด้วย




รูปที่ 2 ระบบบอร์ด MOJO V3 ที่มีวงจรความถี่

ISE Wabpack 14.7 Start

<p>← Create New Project Specify project location and type.</p> <p>Enter a name, locations, and comment for the project</p> <p>Name: Project00</p> <p>Location: D:\Project00</p> <p>Working Directory: D:\Project00</p> <p>Description:</p> <p>Select the type of top-level source for the project</p> <p>Top-level source type: HDL</p> <p>More Info Next > Cancel</p>	<p>Create New Project</p> <p>Name = Proj001</p> <p>Loc. Dir = D:\xxx</p> <p>Wrk. Dir = D:\xxx</p> <p>HDL</p> <p>Next</p>																														
<p>← Project Settings Specify device and project properties.</p> <p>Select the device and design flow for the project</p> <table><thead><tr><th>Property Name</th><th>Value</th></tr></thead><tbody><tr><td>Evaluation Development Board</td><td>None Specified</td></tr><tr><td>Product Category</td><td>All</td></tr><tr><td>Family</td><td>Spartan6</td></tr><tr><td>Device</td><td>XC6SLX9</td></tr><tr><td>Package</td><td>TQG144</td></tr><tr><td>Speed</td><td>-2</td></tr><tr><td>Top-Level Source Type</td><td>HDL</td></tr><tr><td>Synthesis Tool</td><td>XST (VHDL/Verilog)</td></tr><tr><td>Simulator</td><td>ISim (VHDL/Verilog)</td></tr><tr><td>Preferred Language</td><td>Verilog</td></tr><tr><td>Property Specification in Project File</td><td>Store all values</td></tr><tr><td>Manual Compile Order</td><td></td></tr><tr><td>VHDL Source Analysis Standard</td><td>VHDL-93</td></tr><tr><td>Enable Message Filtering</td><td></td></tr></tbody></table> <p>More Info < Back Next > Cancel</p>	Property Name	Value	Evaluation Development Board	None Specified	Product Category	All	Family	Spartan6	Device	XC6SLX9	Package	TQG144	Speed	-2	Top-Level Source Type	HDL	Synthesis Tool	XST (VHDL/Verilog)	Simulator	ISim (VHDL/Verilog)	Preferred Language	Verilog	Property Specification in Project File	Store all values	Manual Compile Order		VHDL Source Analysis Standard	VHDL-93	Enable Message Filtering		<p>Spartan 6</p> <p>XC6SLX9</p> <p>TQG144</p> <p>VHDL-93</p> <p>Next</p>
Property Name	Value																														
Evaluation Development Board	None Specified																														
Product Category	All																														
Family	Spartan6																														
Device	XC6SLX9																														
Package	TQG144																														
Speed	-2																														
Top-Level Source Type	HDL																														
Synthesis Tool	XST (VHDL/Verilog)																														
Simulator	ISim (VHDL/Verilog)																														
Preferred Language	Verilog																														
Property Specification in Project File	Store all values																														
Manual Compile Order																															
VHDL Source Analysis Standard	VHDL-93																														
Enable Message Filtering																															




Click
New Source




VHDL Module

moving_led1
D:\xxxx

☒ Add to project
Next



Next




โปรแกรม moving_led_1

```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity moving_led_1 is
    port (reset, clk: in std_logic;
          yout : out std_logic_vector(7 downto 0));
end moving_led_1;
architecture beh of moving_led_1 is
    signal q : std_logic_vector(7 downto 0);
    signal sq : std_logic;
    component DIVIDER is
        port (CLK : in std_logic;
              Q : out std_logic);
    end component;
begin


    PROCESS (clk,reset)
    BEGIN
        IF(reset = '0') THEN
            q <= "00000001";
        ELSE
            IF(sq'EVENT and sq = '1') THEN
                q(0) <= q(7);
                q(7 downto 1) <= q(6 downto 0);
            ELSE
                q <= q;
            END IF;
        END IF;
    END PROCESS;
    yout <= q;
    c1: DIVIDER port map(CLK, sq);
end beh;

```



เพิ่ม โปรแกรม Divider





โปรแกรม Divider


```

library IEEE;
use IEEE.std_logic_1164.all;
entity DIVIDER is
    generic (fin: integer := 50000000;
             fout: integer := 4);
    port (CLK: in std_logic;
          Q : out std_logic );
end DIVIDER;

architecture RTL of DIVIDER is

    signal COUNT : integer range 0 to (fin/(2*fout)) ;
    signal qs : std_logic := '0';
    begin
        process (CLK)
        begin
            if CLK'event and CLK = '1' then
                if (COUNT >= (fin/(2*fout)-1)) then
                    COUNT <= 0;
                    qs <= not(qs);
                else
                    COUNT <= COUNT +1;
                end if;
            end if;
        end process;
        Q <= qs ;
    end RTL;


```



สร้างไฟล์เพื่อกำหนดขาอุปกรณ์

พิมพ์ ข้อความต่อไปนี้ลงใน Notepad แล้ว Save ไว้ที่โฟลเดอร์โปรเจกต์ที่สร้างไว้ ให้ใช้ชื่ออะไรก็ได้


แต่ลงท้ายด้วย "xxxx.ucf"



เพิ่ม “xxxx.ucf” ไฟล์เข้าไปในโปรเจ็ค

 <p>ISE Project Navigator (P.20131013) - D:\Project00\Project00.xise</p> <p>File Edit View Project Source Process Tools</p> <p>Design View: Implementation Simulation</p> <p>Hierarchy</p> <ul style="list-style-type: none"> Project00 <ul style="list-style-type: none"> xa7a100t-2lcs324 <ul style="list-style-type: none"> moving_led_1 - beh (moving_led_1) <ul style="list-style-type: none"> c1 - divider - Behavioral (div) <ul style="list-style-type: none"> moving_led_1.ucf <p>Processes: moving_led_1.ucf</p> <p>No Processes Running</p> <p>Processes: moving_led_1.ucf</p> <p>User Constraints</p>	<p>Click</p> <p>New Source</p> <p>เลือกไฟล์ “xxxx.ucf”.</p>
 <p>ISE Project Navigator (P.20131013) - D:\Project00\Project00.xise - [moving_led_1.ucf]</p> <p>File Edit View Project Source Process Tools Window Layout Help</p> <p>Design View: Implementation Simulation</p> <p>Hierarchy</p> <ul style="list-style-type: none"> Project00 <ul style="list-style-type: none"> xa7a100t-2lcs324 <ul style="list-style-type: none"> moving_led_1 - beh (moving_led_1) <ul style="list-style-type: none"> c1 - divider - Behavioral (div) <ul style="list-style-type: none"> moving_led_1.ucf <p>Processes: moving_led_1.ucf</p> <p>User Constraints</p> <pre> 1 NET "clk" TNM_NET = clk; 2 TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%; 3 4 NET "CLK" LOC = P56 IOSTANDARD = LVTTTL; 5 6 NET "yout<0>" LOC = P134 IOSTANDARD = LVTTTL; 7 NET "yout<1>" LOC = P133 IOSTANDARD = LVTTTL; 8 NET "yout<2>" LOC = P132 IOSTANDARD = LVTTTL; 9 NET "yout<3>" LOC = P131 IOSTANDARD = LVTTTL; 10 NET "yout<4>" LOC = P127 IOSTANDARD = LVTTTL; 11 NET "yout<5>" LOC = P126 IOSTANDARD = LVTTTL; 12 NET "yout<6>" LOC = P124 IOSTANDARD = LVTTTL; 13 NET "yout<7>" LOC = P123 IOSTANDARD = LVTTTL; 14 15 NET "reset" LOC = P38 IOSTANDARD = LVTTTL; 16 17 #PACE: Start of PACE Area Constraints 18 #PACE: Start of PACE Prohibit Constraints 19 #PACE: End of Constraints generated by PACE 20 21 </pre>	


Implement



The screenshot shows the ISE Project Navigator window with the 'Design' tab selected. The 'Hierarchy' pane on the left shows a project named 'Test1234' containing a module 'xc6s1x9-2tqg144'. A right-click context menu is open over the module, and the 'Implement Top Module' option is highlighted. Other options in the menu include 'New Source...', 'Add Source...', 'Add Copy of Source...', 'Open', 'Remove', 'Manual Compile Order', 'Set as Top Module', 'SmartGuide...', 'File/Path Display', 'Expand All', 'Collapse All', 'Find...', 'Design Properties...', and 'Source Properties...'.

Click
Implement Top Mo..



Create Bit Stream




The screenshot shows the ISE Project Navigator window with the 'Design' tab selected. The 'Hierarchy' pane on the left shows a project named 'Test1234' containing a module 'xc6s1x9-2tqg144'. A right-click context menu is open over the module, and the 'Process Properties...' option is highlighted. Other options in the menu include 'Run', 'ReRun', 'ReRun All', 'Stop', 'View Text Report', 'Force Process Up-to-Date', 'Implement Top Module', and 'Design Goals & Strategies...'.

Click moving.v

Generate Programming..
Process Properties




Programming with Mojo Loader Program



Lab02 - ไฟวิ่ง 8 ดวง แบบมีสัญญาณควบคุม

< Ref https://sites.google.com/site/eplearn/vhdl_fpga/lab/fpga_lab1 >

ระบบ



รูปที่ 3 ระบบไฟวิ่งแบบมีสัญญาณควบคุมการวิ่งและทิศทางการวิ่ง

การทำงาน

reset	sh	lr	การทำงาน
0	X	X	yout = "00000001"
1	0	X	yout คงที่ไม่มีการเลื่อน
1	1	0	ไฟวิ่งจากซ้ายมือไปขวามือ (MSB -> LSB)
1	1	1	ไฟวิ่งจากขวามือไปซ้ายมือ (MSB <- LSB)

หมายเหตุ x = don't care

โปรแกรม

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity no6 is
    port (sh, lr, reset, clk: in std_logic;
          yout : out std_logic_vector(7 downto 0));
end no6;
architecture beh of no6 is
    signal q : std_logic_vector(7 downto 0);
begin
    PROCESS (clk,reset)
    BEGIN
        IF(reset = '0') THEN
            q <= "00000001";
        ELSE
            IF(CLK'EVENT and CLK = '1') THEN
                IF sh = '1' THEN
                    IF lr = '0' THEN
                        q(7) <= q(0);
                        q(6 downto 0) <= q(7 downto 1);
                    ELSE
                        q(0) <= q(7);
                        q(7 downto 1) <= q(6 downto 0);
                    END IF;
                ELSE
                    q <= q;
                END IF;
            ELSE
                q <= q;
            END IF;
        END PROCESS;
        yout <= q;
    end beh;

```

ทดสอบการทำงานด้วย Model sim



รูปที่ 2 แสดงผลการจำลองการทำงาน

Lab03 - สร้างไฟวิ่ง 8 ดวงออกทาง LED ของ Mojo V3 Board by Verilog

3.1 ทดสอบการทำงานโปรแกรม

3.1/2 Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Clk_50MHz, Reset_Onboard, LED_Output);
    input          Clk_50MHz, Reset_Onboard, Clk_50MHz;
    output [7:0] LED_Output;

    reg [3:0] Counter;
    reg [7:0] rLED_Output;
    reg [27:0] Dly_Counter;

    always@(posedge Clk_50MHz or negedge Reset_Onboard) begin
        if(Reset_Onboard == 0)
            Counter <= 0;
        else begin
            Dly_Counter <= Dly_Counter + 1'b1;
            if(Dly_Counter >= 6_250_000) begin
                Dly_Counter <= 0;
                if(Counter >= 13) Counter <= 0;
                else Counter <= Counter + 1'b1;
            end
        end
    end

    always @(Counter)
        case (Counter)
            4'b0000: rLED_Output = 8'b10000000;
            4'b0001: rLED_Output = 8'b01000000;
            4'b0010: rLED_Output = 8'b00100000;
            4'b0011: rLED_Output = 8'b00010000;
            4'b0100: rLED_Output = 8'b00001000;
            4'b0101: rLED_Output = 8'b00000100;
            4'b0110: rLED_Output = 8'b00000010;
            4'b0111: rLED_Output = 8'b00000001;
            4'b1000: rLED_Output = 8'b00000000;
            4'b1001: rLED_Output = 8'b11111111;
            4'b1010: rLED_Output = 8'b00000000;
            4'b1011: rLED_Output = 8'b11111111;
            4'b1100: rLED_Output = 8'b00000000;

        endcase

    assign LED_Output = rLED_Output;

endmodule
```

3.2/2 Pin Definition File

```
NET "Clk_50MHz"          LOC = P56 | IOSTANDARD = LVTTTL;
NET "Reset_Onboard"     LOC = P38 | IOSTANDARD = LVTTTL;

NET "LED_Output<0>"     LOC = P134 | IOSTANDARD = LVTTTL;
NET "LED_Output<1>"     LOC = P133 | IOSTANDARD = LVTTTL;
NET "LED_Output<2>"     LOC = P132 | IOSTANDARD = LVTTTL;
NET "LED_Output<3>"     LOC = P131 | IOSTANDARD = LVTTTL;
NET "LED_Output<4>"     LOC = P127 | IOSTANDARD = LVTTTL;
NET "LED_Output<5>"     LOC = P126 | IOSTANDARD = LVTTTL;
NET "LED_Output<6>"     LOC = P124 | IOSTANDARD = LVTTTL;
NET "LED_Output<7>"     LOC = P123 | IOSTANDARD = LVTTTL;
```

3.2 คำถาม

- ต้องการให้โปรแกรมทำงานเป็นไฟวิ่งไปแล้ววิ่งกลับ ต้องปรับแก้โปรแกรมอะไรบ้าง

Lab04 – Mode Select with Switch

4.1 ทดสอบการทำงานของโปรแกรม ลองกด Reset Switch

Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Rst_OnBoard, LED_Output);
    input      Rst_OnBoard;
    output [7:0] LED_Output;
    reg [7:0] rLED_Output;
    reg      rMode = 1;

    always@(negedge Rst_OnBoard) begin
        if(Rst_OnBoard == 0)
            if(rMode == 1) begin
                rLED_Output <= 8'b00000000;
                rMode <= 0;
            end
            else begin
                rLED_Output <= 8'b11111111;
                rMode <= 1;
            end
        end

        assign LED_Output = rLED_Output;
    endmodule
```

Pin Definition File

```
// NET "Cik_50MHz" LOC = P56 | IOSTANDARD = LVTTTL;
NET "Rst_OnBoard" LOC = P38 | IOSTANDARD = LVTTTL | CLOCK_DEDICATED_ROUTE=FALSE;

NET "LED_Output<0>" LOC = P134 | IOSTANDARD = LVTTTL;
NET "LED_Output<1>" LOC = P133 | IOSTANDARD = LVTTTL;
NET "LED_Output<2>" LOC = P132 | IOSTANDARD = LVTTTL;
NET "LED_Output<3>" LOC = P131 | IOSTANDARD = LVTTTL;
NET "LED_Output<4>" LOC = P127 | IOSTANDARD = LVTTTL;
NET "LED_Output<5>" LOC = P126 | IOSTANDARD = LVTTTL;
NET "LED_Output<6>" LOC = P124 | IOSTANDARD = LVTTTL;
NET "LED_Output<7>" LOC = P123 | IOSTANDARD = LVTTTL;
```

4.2 คำถาม

- ต้องการให้โปรแกรมทำงาน 3 โหมด คือ (0)All On, (1)All off, (2)Blink

Lab05 - สร้างไฟวิ่ง 8 ดวงออกทาง LED V.2 ของ Mojo V3 Board by Verilog

5.1 ทดสอบการทำงานโปรแกรม ลองกด Reset Switch

Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Clk_50MHz, Rst_OnBoard, LED_Output);
    input          Rst_OnBoard, Clk_50MHz;
    output [7:0] LED_Output;

    parameter Start_Case_0 = 6'b000000;
    parameter Start_Case_1 = 6'b100000;
    parameter StepRun_Case_0 = 13;
    parameter StepRun_Case_1 = 15;
    reg rMode = 1'b1;
    reg [5:0] rCounter = Start_Case_1;
    reg [5:0] rStart = Start_Case_1;
    reg [5:0] rStop = Start_Case_1 + StepRun_Case_1;
    reg [7:0] rLED_Output;
    reg [27:0] Dly_Counter;

    always@(posedge Clk_50MHz or negedge Rst_OnBoard) begin
        if(Rst_OnBoard == 0) begin
            if(rMode == 1) begin
                rMode <= 0;
                rCounter <= Start_Case_0;
                rStart <= Start_Case_0;
                rStop <= Start_Case_0 + StepRun_Case_0;
            end
            else begin
                rMode <= 1;
                rCounter <= Start_Case_1;
                rStart <= Start_Case_1;
                rStop <= Start_Case_1 + StepRun_Case_1;
            end
        end
        else begin
            Dly_Counter <= Dly_Counter + 1'b1;
            if(Dly_Counter >= 6_250_000) begin
                Dly_Counter <= 0;
                if (rCounter >= rStop) rCounter <= rStart;
                else rCounter <= rCounter + 1'b1;
            end
        end
    end

    always @(rCounter)
        case (rCounter)
            //-----Mode 0 = 000000 to 011111 -----
            Start_Case_0+0: rLED_Output = 8'b10000000;
            Start_Case_0+1: rLED_Output = 8'b01000000;
            Start_Case_0+2: rLED_Output = 8'b00100000;
            Start_Case_0+3: rLED_Output = 8'b00010000;
            Start_Case_0+4: rLED_Output = 8'b00001000;
            Start_Case_0+5: rLED_Output = 8'b00000100;
            Start_Case_0+6: rLED_Output = 8'b00000010;
            Start_Case_0+7: rLED_Output = 8'b00000001;
            Start_Case_0+8: rLED_Output = 8'b00000000;
            Start_Case_0+9: rLED_Output = 8'b11111111;
            Start_Case_0+10: rLED_Output = 8'b00000000;
            Start_Case_0+11: rLED_Output = 8'b11111111;
            Start_Case_0+12: rLED_Output = 8'b00000000;
            //-----Mode 1 = 100000 to 111111 -----
            Start_Case_1+0: rLED_Output = 8'b10000001;
            Start_Case_1+1: rLED_Output = 8'b01000010;
            Start_Case_1+2: rLED_Output = 8'b00100100;
            Start_Case_1+3: rLED_Output = 8'b00011000;
            Start_Case_1+4: rLED_Output = 8'b00011000;
            Start_Case_1+5: rLED_Output = 8'b00100100;
            Start_Case_1+6: rLED_Output = 8'b01000010;
            Start_Case_1+7: rLED_Output = 8'b10000001;
            Start_Case_1+8: rLED_Output = 8'b00000000;
            Start_Case_1+9: rLED_Output = 8'b11111111;
            Start_Case_1+10: rLED_Output = 8'b00000000;
            Start_Case_1+11: rLED_Output = 8'b11111111;
            Start_Case_1+12: rLED_Output = 8'b00000000;
            Start_Case_1+13: rLED_Output = 8'b11111111;
            Start_Case_1+14: rLED_Output = 8'b00000000;
            //-----Mode x = default -----
            default: rLED_Output = 8'b00000000;
        endcase

    assign LED_Output = rLED_Output;
endmodule
```

Pin Definition File

```

NET "Rst_OnBoard"          LOC = P38 | IOSTANDARD = LVTTTL | CLOCK_DEDICATED_ROUTE = FALSE;
NET "Clk_50MHz"            LOC = P56 | IOSTANDARD = LVTTTL;


NET "LED_Output<0>"        LOC = P134 | IOSTANDARD = LVTTTL;
NET "LED_Output<1>"        LOC = P133 | IOSTANDARD = LVTTTL;
NET "LED_Output<2>"        LOC = P132 | IOSTANDARD = LVTTTL;
NET "LED_Output<3>"        LOC = P131 | IOSTANDARD = LVTTTL;
NET "LED_Output<4>"        LOC = P127 | IOSTANDARD = LVTTTL;
NET "LED_Output<5>"        LOC = P126 | IOSTANDARD = LVTTTL;
NET "LED_Output<6>"        LOC = P124 | IOSTANDARD = LVTTTL;
NET "LED_Output<7>"        LOC = P123 | IOSTANDARD = LVTTTL;

```

5.2 คำถาม

- ต้องการให้โปรแกรมทำงานเป็นไฟวิ่ง 3 รูปแบบตามแต่จินตนาการ

Mojo V2 Pin I/O



Mojo V3