นายวิชัย ศรีสุรักษ์
B3706985

Week05_Mojo V3 - Mojo V3 Start, Verilog and VHDL

1. Install

These tutorials walk you through setting up the required software.

1. Xilinx's ISE
2. Mojo Loader

ISE is the tool provided by Xilinx, the guys who make the FPGA on the Mojo. It is responsible for building your projects.

The Mojo Loader is a simple tool we provide for loading the .bin files generated from ISE onto your Mojo.

1.1 Install Xilinx's ISE 14.7

1. Installs W14.7
   "D:_Install_Digital_DigitalLab SUT\Xilinx_ISE_DS_Win_14.7_1015_1\bin\nt64 xsetup.exe"
   > Select WebPack Only
2. Run



3. Window → Xilinx Manage License → license at
   "D:_Install_Digital_DigitalLab SUT\Xilinx_ISE_DS_Win_14.7_1015_1\Xilinx.lic"

1.2 Install Mojo Loader

1. Download http://cdn.embeddedmicro.com/mojo-loader/mojo-loader-1.3.0.exe
2. Test Run



2. My First Project

Lab01 – สร้างไฟวิ่ง 8 ดวงออกทาง LED ของ Mojo V3 Board

< Ref https://sites.google.com/site/eplearn/vhdl_fpga/lab/fpga_lab1 >

วัตถุประสงค์

- เพื่อศึกษาการใช้งาน ISE webpack 14.7
- เพื่อศึกษาการใช้งาน บอร์ด MOJO V3

ระบบ



รูปที่ 1 ระบบวงจรไฟวิ่ง

การทำงาน

reset	การทำงาน
0	yout = "00000001"
1	ไฟวิ่งจากขวามือไปซ้ายมือ (MSB <- LSB)

การทดสอบบนบอร์ด MOJO V3

เนื่องจากความถี่ของสัญญาณนาฬิกาเป็น 50 MHz ถ้านำมาใช้กับวงจรนี้ จะไปเห็นลักษณะการวิ่งเลย ดังนั้น ต้องมีการหารความถี่ให้เหลือน้อยลง ดังนั้นระบบตามรูปที่ 1 ต้องเพิ่มวงจรหารความถี่เข้าไปด้วย



รูปที่ 2 ระบบบนบอร์ด MOJO V3 ที่มีวงจรหารความถี่

ISE Wabpack 14.7 Start

	Create New Project Name = Proj001 Loc. Dir = D:\xxx Wrk. Dir = D:\xxx HDL Next
	Spartan 6 XC6SLX9 TQG144 VHDL-93 Next



Click

New Source



VHDL Module

Moving_led1

D:\xxxx

☑ Add to project

Next



Next



Finish

โปรแกรม moving_led_1

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity moving_led_1 is
     port (reset, clk: in   std_logic;
          yout : out  std_logic_vector(7 downto 0));
end moving_led_1;
architecture beh of moving_led_1 is
 signal q : std_logic_vector(7 downto 0);
 signal sq : std_logic;
   component DIVIDER is
   port (CLK : in std_logic;
        Q : out std_logic);
   end component;
begin

PROCESS (clk,reset)
 BEGIN
 IF(reset = '0') THEN
 q <= "00000001";
 ELSE
 IF(sq'EVENT and sq = '1') THEN
 q(0) <= q(7);
 q(7 downto 1)<=q(6 downto 0);
 ELSE
 q <= q;
 END IF;
 END IF;
 END PROCESS;
 yout <= q;
 c1: DIVIDER port map(CLK, sq);
end beh;
```



เพิ่ม โปรแกรม Divider



Click

New Source



VHDL Module

Divider

D:\xxxx

Next

โปรแกรม Divider

```
library IEEE;
use IEEE.std_logic_1164.all;
entity DIVIDER is
  generic (fin: integer := 50000000;
        fout: integer := 4);
  port (CLK: in std_logic;
       Q : out std_logic );
end DIVIDER;

architecture RTL of DIVIDER is

  signal COUNT : integer range 0 to (fin/(2*fout)) ;
  signal qs : std_logic := '0';
  begin
  process (CLK)

    begin
      if CLK'event and CLK = '1' then
        if (COUNT >= (fin/(2*fout)-1)) then
          COUNT <= 0;
          qs <= not(qs);
        else
          COUNT <= COUNT +1;
        end if;
     end if;
  end process;
  Q <= qs ;
end RTL;
```



สร้างไฟล์เพื่อกำหนดขาอุปกรณ

พิมพ์ ข้อความต่อไปนี้ลงใน Notepad แล้ว Save ไว้ที่โฟลดเดอร์โปรเจคที่สร้างไว้ ให้ใช้ชื่ออะไรก็ได้แต่ลงท้ายด้วย “xxxx.ucf”




```
# “moving_led_1.ucf” File
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%;

NET "CLK"  LOC = P56 | IOSTANDARD = LVTTL;

NET "yout<0>" LOC = P134 | IOSTANDARD = LVTTL;
NET "yout<1>" LOC = P133 | IOSTANDARD = LVTTL;
NET "yout<2>" LOC = P132 | IOSTANDARD = LVTTL;
NET "yout<3>" LOC = P131 | IOSTANDARD = LVTTL;
NET "yout<4>" LOC = P127 | IOSTANDARD = LVTTL;
NET "yout<5>" LOC = P126 | IOSTANDARD = LVTTL;
NET "yout<6>" LOC = P124 | IOSTANDARD = LVTTL;
NET "yout<7>" LOC = P123 | IOSTANDARD = LVTTL;

NET "reset" LOC = P38 | IOSTANDARD = LVTTL;

#PACE: Start of PACE Area Constraints
#PACE: Start of PACE Prohibit Constraints
#PACE: End of Constraints generated by PACE
```

เพิ่ม “xxxx.ucf” ไฟล์เข้าไปในโปรเจ็ค



Click

New Source

เลือกไฟล์ “xxxx.ucf.



Implement



Click

Inplement Top Mo..

Create Bit Stream



Click moving.v

Generate Programming..

Process Properties



☑ Run Design Rules
☑ Create Bit File
☑ Create Bianry ...

Ok



Generate Program
Rerun All

Programming with Mojo Loader Program



Com Port
File xx.bin
☐Store... ☐Verify...
Load

Lab02 - ไฟวิ่ง 8 ดวง แบบมีสัญญาณควบคุม

< Ref https://sites.google.com/site/eplearn/vhdl_fpga/lab/fpga_lab1 >

ระบบ



รูปที่ 3 ระบบไฟวิ่งแบบมีสัญญาณควบคุมการวิ่งและทิศทางการวิ่ง

การทำงาน

reset	sh	lr	การทำงาน
0	X	X	yout = "00000001"
1	0	X	yout คงที่ไม่มีการเลื่อน
1	1	0	ไฟวิ่งจากซ้ายมือไปขวามือ (MSB -> LSB)
1	1	1	ไฟวิ่งจากขวามือไปซ้ายมือ (MSB <- LSB)

หมายเหตุ x = don't care

โปรแกรม

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity no6 is
     port (sh, lr, reset, clk: in   std_logic;
           yout : out  std_logic_vector(7 downto 0));
end no6;
architecture beh of no6 is
    signal q : std_logic_vector(7 downto 0);
begin
 PROCESS (clk,reset)
 BEGIN
 IF(reset = '0') THEN
 q <= "00000001";
 ELSE
 IF(CLK'EVENT and CLK = '1') THEN
 IF sh = '1' THEN
 IF lr = '0' THEN
 q(7) <= q(0);
 q(6 downto 0)<=q(7 downto 1);
 ELSE
 q(0) <= q(7);
 q(7 downto 1)<=q(6 downto 0);
 END IF;
 ELSE
 q <= q;
 END IF;
 ELSE
 q <= q;
 END IF;
 END IF;
 END PROCESS;
 yout <= q;
end beh;
```

ทดสอบการทำงานด้วย Model sim



รูปที่ 2 แสดงผลการจำลองการทำงาน

Lab03 – สร้างไฟวิ่ง 8 ดวงออกทาง LED ของ Mojo V3 Board by Verilog

3.1 ทดสอบการทำงานโปรแกรม

3.1/2 Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Clk_50MHz, Reset_Onboard, LED_Output);
	input		Reset_Onboard, Clk_50MHz;
	output	[7:0] LED_Output;

	reg	[3:0]	Counter;
	reg	[7:0]	rLED_Output;
	reg	[27:0]	Dly_Counter;

	always@(posedge Clk_50MHz or negedge Reset_Onboard )	begin
		if(Reset_Onboard == 0)
			Counter <= 0;
		else begin
			Dly_Counter <= Dly_Counter + 1'b1;
			if(Dly_Counter >= 6_250_000) begin
				Dly_Counter <= 0;
				if(Counter >= 13) Counter <= 0;
				else		Counter <= Counter + 1'b1;
			end
		end
	end

	always @(Counter)
		case (Counter)
			4'b0000:	rLED_Output = 8'b10000000;
			4'b0001:	rLED_Output = 8'b01000000;
			4'b0010:	rLED_Output = 8'b00100000;
			4'b0011:	rLED_Output = 8'b00010000;
			4'b0100:	rLED_Output = 8'b00001000;
			4'b0101:	rLED_Output = 8'b00000100;
			4'b0110:	rLED_Output = 8'b00000010;
			4'b0111:	rLED_Output = 8'b00000001;
			4'b1000:	rLED_Output = 8'b00000000;
			4'b1001:	rLED_Output = 8'b11111111;
			4'b1010:	rLED_Output = 8'b00000000;
			4'b1011:	rLED_Output = 8'b11111111;
			4'b1100:	rLED_Output = 8'b00000000;
		endcase

	assign LED_Output = rLED_Output;

Endmodule
```

3.2/2 Pin Definition File

```
NET "Clk_50MHz"			LOC = P56 | IOSTANDARD = LVTTL;
NET "Reset_Onboard"		LOC = P38 | IOSTANDARD = LVTTL;

NET "LED_Output<0>" LOC = P134 | IOSTANDARD = LVTTL;
NET "LED_Output<1>" LOC = P133 | IOSTANDARD = LVTTL;
NET "LED_Output<2>" LOC = P132 | IOSTANDARD = LVTTL;
NET "LED_Output<3>" LOC = P131 | IOSTANDARD = LVTTL;
NET "LED_Output<4>" LOC = P127 | IOSTANDARD = LVTTL;
NET "LED_Output<5>" LOC = P126 | IOSTANDARD = LVTTL;
NET "LED_Output<6>" LOC = P124 | IOSTANDARD = LVTTL;
NET "LED_Output<7>" LOC = P123 | IOSTANDARD = LVTTL;
```

3.2 คำถาม

- ต้องการให้โปรแกรมทำงานเป็นไฟวิ่งไปแล้ววิ่งกลับ ต้องปรับแก้โปรแกรมอะไรบ้าง

Lab04 – Mode Select with Switch

4.1 ทดสอบการทำงานโปรแกรม ลองกด Reset Switch

Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Rst_OnBoard, LED_Output);
	input		Rst_OnBoard;
	output	[7:0]	LED_Output;
	reg		[7:0]	rLED_Output;
	reg		rMode	= 1;

	always@(negedge Rst_OnBoard)		begin
		if(Rst_OnBoard == 0)
			if(rMode == 1) begin
				rLED_Output <= 8'b00000000;
				rMode <= 0;
				end
			else begin
				rLED_Output <= 8'b11111111;
				rMode <= 1;
				end
		end

	assign LED_Output = rLED_Output;

endmodule
```

Pin Definition File

```
// NET "Clk_50MHz" LOC = P56 | IOSTANDARD = LVTTL;
NET "Rst_OnBoard"  LOC = P38 | IOSTANDARD = LVTTL | CLOCK_DEDICATED_ROUTE=FALSE;

NET "LED_Output<0>"		LOC = P134 | IOSTANDARD = LVTTL;
NET "LED_Output<1>"		LOC = P133 | IOSTANDARD = LVTTL;
NET "LED_Output<2>"		LOC = P132 | IOSTANDARD = LVTTL;
NET "LED_Output<3>"		LOC = P131 | IOSTANDARD = LVTTL;
NET "LED_Output<4>"		LOC = P127 | IOSTANDARD = LVTTL;
NET "LED_Output<5>"		LOC = P126 | IOSTANDARD = LVTTL;
NET "LED_Output<6>"		LOC = P124 | IOSTANDARD = LVTTL;
NET "LED_Output<7>"		LOC = P123 | IOSTANDARD = LVTTL;
```

4.2 คำถาม

- ต้องการให้โปรแกรมทำงาน 3 โหมด คือ (0)All On, (1)All Off, (2)Blink

Lab05 - สร้างไฟวิ่ง 8 ดวงออกทาง LED V.2 ของ Mojo V3 Board by Verilog

5.1 ทดสอบการทำงานโปรแกรม ลองกด Reset Switch

Verilog Code File

```
`timescale 1ns / 1ps

module MainTest7Seg(Clk_50MHz, Rst_OnBoard, LED_Output);
	input		Rst_OnBoard, Clk_50MHz;
	output	[7:0] LED_Output;

	parameter Start_Case_0			= 6'b000000;
	parameter Start_Case_1			= 6'b100000;
	parameter StepRun_Case_0	= 13;
	parameter StepRun_Case_1	= 15;
	reg		rMode				= 1'b1;
	reg		[5:0] rCounter		= Start_Case_1;
	reg		[5:0] rStart		= Start_Case_1;
	reg		[5:0] rStop			= Start_Case_1 + StepRun_Case_1;
	reg		[7:0] rLED_Output;
	reg		[27:0] Dly_Counter;

	always@(posedge Clk_50MHz or negedge Rst_OnBoard)	begin
		if(Rst_OnBoard == 0)		begin
			if(rMode == 1) begin
				rMode	<= 0;
				rCounter <= Start_Case_0;
				rStart	<= Start_Case_0;
				rStop		<= Start_Case_0 + StepRun_Case_0;
				end
			else begin
				rMode	<= 1;
				rCounter <= Start_Case_1;
				rStart	<= Start_Case_1;
				rStop		<= Start_Case_1 + StepRun_Case_1;
				end
			end
		else begin
			Dly_Counter <= Dly_Counter + 1'b1;
			if(Dly_Counter >= 6_250_000) begin
				Dly_Counter <= 0;
				if (rCounter >= rStop) rCounter <= rStart;
				else	rCounter <= rCounter + 1'b1;
				end
			end
		end

	always @(rCounter)
		case (rCounter)
			//----------Mode 0 = 000000 to 011111 ---------
			Start_Case_0+0:	rLED_Output = 8'b10000000;
			Start_Case_0+1:	rLED_Output = 8'b01000000;
			Start_Case_0+2:	rLED_Output = 8'b00100000;
			Start_Case_0+3:	rLED_Output = 8'b00010000;
			Start_Case_0+4:	rLED_Output = 8'b00001000;
			Start_Case_0+5:	rLED_Output = 8'b00000100;
			Start_Case_0+6:	rLED_Output = 8'b00000010;
			Start_Case_0+7:	rLED_Output = 8'b00000001;
			Start_Case_0+8:	rLED_Output = 8'b00000000;
			Start_Case_0+9:	rLED_Output = 8'b11111111;
			Start_Case_0+10:	rLED_Output = 8'b00000000;
			Start_Case_0+11:	rLED_Output = 8'b11111111;
			Start_Case_0+12:	rLED_Output = 8'b00000000;
			//----------Mode 1 = 100000 to 111111 ---------
			Start_Case_1+0:	rLED_Output = 8'b10000001;
			Start_Case_1+1:	rLED_Output = 8'b01000010;
			Start_Case_1+2:	rLED_Output = 8'b00100100;
			Start_Case_1+3:	rLED_Output = 8'b00011000;
			Start_Case_1+4:	rLED_Output = 8'b00011000;
			Start_Case_1+5:	rLED_Output = 8'b00100100;
			Start_Case_1+6:	rLED_Output = 8'b01000010;
			Start_Case_1+7:	rLED_Output = 8'b10000001;
			Start_Case_1+8:	rLED_Output = 8'b00000000;
			Start_Case_1+9:	rLED_Output = 8'b11111111;
			Start_Case_1+10:	rLED_Output = 8'b00000000;
			Start_Case_1+11:	rLED_Output = 8'b11111111;
			Start_Case_1+12:	rLED_Output = 8'b00000000;
			Start_Case_1+13:	rLED_Output = 8'b11111111;
			Start_Case_1+14:	rLED_Output = 8'b00000000;
			//----------Mode x = default ------------------
			default:	rLED_Output = 8'b00000000;
		endcase

	assign LED_Output = rLED_Output;

endmodule
```

Pin Definition File

```
NET "Rst_OnBoard"           LOC = P38 | IOSTANDARD = LVTTL | CLOCK_DEDICATED_ROUTE = FALSE;
NET "Clk_50MHz"             LOC = P56 | IOSTANDARD = LVTTL;

NET "LED_Output<0>"         LOC = P134 | IOSTANDARD = LVTTL;
NET "LED_Output<1>"         LOC = P133 | IOSTANDARD = LVTTL;
NET "LED_Output<2>"         LOC = P132 | IOSTANDARD = LVTTL;
NET "LED_Output<3>"         LOC = P131 | IOSTANDARD = LVTTL;
NET "LED_Output<4>"         LOC = P127 | IOSTANDARD = LVTTL;
NET "LED_Output<5>"         LOC = P126 | IOSTANDARD = LVTTL;
NET "LED_Output<6>"         LOC = P124 | IOSTANDARD = LVTTL;
NET "LED_Output<7>"         LOC = P123 | IOSTANDARD = LVTTL;
```

5.2 คำถาม

- ต้องการให้โปรแกรมทำงานเป็นไฟวิ่ง 3 รูปแบบตามแต่จิตนาการ

Mojo V2 Pin I/O



Mojo V3


Reset
DONE
8.0000
ABM2E4G
XILINX®
SPARTAN®-6
XC6SLX9™
TQG144BIV1321
D4565466A
2C