# axis\_1553.v

#### **AUTHORS**

#### **JAY CONVERTINO**

#### **DATES**

#### 2025/06/24

## **INFORMATION**

#### **Brief**

AXIS 1553 core

### **License MIT**

Copyright 2025 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axis 1553

```
module axis_1553 #(
parameter
CLOCK_SPEED
=
2000000,
parameter
RX_BAUD_DELAY
=
0,
parameter
TX_BAUD_DELAY
=
0
)
```

```
(
input
wire
aclk,
input
wire
arstn,
output
wire
parity_err,
output
wire
frame_err,
input
wire
rx_hold_en,
input
wire
[15:0]
s_axis_tdata,
input
wire
 [ 4:0]
s_axis_tuser,
input
wire
s_axis_tvalid,
output
wire
s_axis_tready,
output
wire
[15:0]
m_axis_tdata,
output
wire
[ 4:0]
m_axis_tuser,
output
wire
m_axis_tvalid,
input
wire
m_axis_tready,
output
wire
tx_active,
output
wire
 [ 1:0]
tx_diff,
input
wire
 [ 1:0]
rx_diff
```

AXIS 1553, simple core for encoding and decoding 1553 bus messages.

#### **Parameters**

CLOCK\_SPEED This is the aclk frequency in Hz

parameter

**RX\_BAUD\_DELAY** Delay in rx bay when rx delay

Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).

```
TX_BAUD_DELAY
```

Delay in tx baud enable. This will delay the time the bit output starts.

#### **Ports**

Clock for AXIS aclk input wire Negative reset for AXIS arstn input wire parity\_err Indicates error with parity check for receive (active high) output wire Indicates the diff line went to no diff before data catpure finished. frame\_err output wire Enable the ability of RX to hold the clock while there is no diff. rx\_hold\_en input wire s\_axis\_tdata Input data for UART TX. input wire [15:0]

s\_axis\_tuser Information about the AXIS data {S,D,TYY} (4:0)
Input wire [4:0] Bits explained below:

```
- S = SYNC ONLY (4)

- 1 = Send only a sync pulse specified by TYY

- 0 = Send normal sync + data.

- D = DELAY ENABLED (3)

- 1 = Make sure there is a delay of 4us

- 0 = Send out immediatly

- TYY = TYPE OF DATA (2:0)

- 000 = NA

- 001 = REG (NOT IMPLIMENTED)

- 010 = DATA

- 100 = CMD/STATUS
```

 $s_axis_tvalid$  - When set active high the input data is valid  $s_axis_tvalid$  - When active high the device is ready for input data.  $m_axis_tdata$  - Output data from UART RX  $m_axis_tuser$  - Information about the AXIS data  $\{S,D,TYY\}$  (4:0)

Bits explained below:

```
- S = SYNC ONLY (4)

- 1 = Only received a sync pulse specified by TYY

- 0 = Normal sync + data received.

- D = DELAY BEFORE DATA (3)

- 1 = Delay of 4us or more before data

- 0 = No delay between data

- TYY = TYPE OF DATA (2:0)

- 000 NA

- 001 REG (NOT IMPLIMENTED)

- 010 DATA

- 100 CMD/STATUS
```

m\_axis\_tready - When active high the output data is valid m\_axis\_tready - When set active high the output device is ready for data. tx\_active - Active high indicates transmit is in progress. tx\_diff - transmit for 1553 (output to RX) rx\_diff - receive for 1553 (input from TX)

## BASE\_1553\_CLOCK\_RATE

```
localparam integer BASE_1553_CLOCK_RATE = 1000000
```

# BASE\_1553\_SAMPLE\_RATE

```
localparam integer BASE_1553_SAMPLE_RATE = 2000000
```

Sample rate to use for the 1553 bus, set to 2 MHz

## SAMPLES\_PER\_MHZ

```
localparam integer SAMPLES_PER_MHZ = BASE_1553_SAMPLE_RATE /
BASE_1553_CLOCK_RATE
```

sample rate of 2 MHz to caputre transmission bits at

## cycles\_per\_mhz

```
localparam integer CYCLES_PER_MHZ = CLOCK_SPEED / BASE_1553_CLOCK_RATE
```

calculate the number of cycles the clock changes per period

## BIT RATE PER MHZ

```
localparam integer BIT_RATE_PER_MHZ = SAMPLES_PER_MHZ
```

bit rate per mhz

## **DELAY\_TIME**

```
localparam integer DELAY_TIME = CYCLES_PER_MHZ * 4
```

delay time, 4 is for 4 us (min 1553 time)

## SYNC\_BITS\_PER\_TRANS

```
localparam integer SYNC_BITS_PER_TRANS = 3
```

sync bits per transmission

## SYNTH\_SYNC\_BITS\_PER\_TRANS

localparam integer SYNTH\_SYNC\_BITS\_PER\_TRANS = SYNC\_BITS\_PER\_TRANS \*
BIT\_RATE\_PER\_MHZ

sync pulse length

## PARITY\_BITS\_PER\_TRANS

localparam integer PARITY\_BITS\_PER\_TRANS = 1

parity bits per transmission

## SYNTH\_PARITY\_BITS\_PER\_TRANS

localparam integer SYNTH\_PARITY\_BITS\_PER\_TRANS = PARITY\_BITS\_PER\_TRANS \*
BIT\_RATE\_PER\_MHZ

synth parity bits per transmission

## **DATA BITS PER TRANS**

localparam integer DATA\_BITS\_PER\_TRANS = 16

data bits per transmission

## SYNTH DATA BITS PER TRANS

localparam integer SYNTH\_DATA\_BITS\_PER\_TRANS = DATA\_BITS\_PER\_TRANS \*
BIT\_RATE\_PER\_MHZ

synth data bits per transmission

## **BITS\_PER\_TRANS**

localparam integer BITS\_PER\_TRANS = DATA\_BITS\_PER\_TRANS +
PARITY\_BITS\_PER\_TRANS

non sync bits per transmission

## TOTAL\_BITS\_PER\_TRANS

localparam integer TOTAL\_BITS\_PER\_TRANS = DATA\_BITS\_PER\_TRANS +
PARITY\_BITS\_PER\_TRANS + SYNC\_BITS\_PER\_TRANS

bits per transmission with sync

## SYNTH\_BITS\_PER\_TRANS

localparam integer SYNTH\_BITS\_PER\_TRANS = SYNTH\_DATA\_BITS\_PER\_TRANS +
SYNTH\_PARITY\_BITS\_PER\_TRANS

synth bits per trans without sync

## TOTAL\_SYNTH\_BITS\_PER\_TRANS

```
localparam integer TOTAL_SYNTH_BITS_PER_TRANS =
   SYNTH_DATA_BITS_PER_TRANS + SYNTH_SYNC_BITS_PER_TRANS +
   SYNTH_PARITY_BITS_PER_TRANS
```

synth bits per trans with sync

## TOTAL\_SYNTH\_BYTES\_PER\_TRANS

```
localparam integer TOTAL_SYNTH_BYTES_PER_TRANS =
   TOTAL_SYNTH_BITS_PER_TRANS/8
```

sync bits per trans with sync

## **BIT PATTERN**

```
localparam [(
BIT_RATE_PER_MHZ
)-1:0]BIT_PATTERN = {{BIT_RATE_PER_MHZ/2{1'b1}}, {BIT_RATE_PER_MHZ/2{1'b0}}
```

create the bit pattern. This is based on outputing data on the negative and positive. This allows the encoder to run down to 1 mhz.

## SYNTH CLK

```
localparam [SYNTH_DATA_BITS_PER_TRANS-1:0]SYNTH_CLK = {
DATA_BITS_PER_TRANS{BIT_PATTERN}
}
```

synth clock is the clock constructed by the repeating the bit pattern. this is intended to be a representation of the clock. Captured at a bit\_rate\_per\_mhz of a 1mhz clock.

## SYNC\_CMD\_STAT

sync pulse command

### SYNC\_DATA

}

sync pulse data

# CMD\_DATA

localparam CMD\_DATA = 3'b010

tuser decode for data

# CMD\_DATA

tuser decode for command

# **INSTANTIATED MODULES**

# clk\_gen\_tx

Generates TX clock at sample rate (BASE\_1553\_SAMPLE\_RATE).

# clk\_gen\_rx

Generates RX clock at sample rate (BASE\_1553\_SAMPLE\_RATE).

# inst\_sipo

Captures RX data for 1553 receive

# inst\_piso

Generates TX data for 1553 transmit