# AXIS\_DATA\_WIDTH\_CONVERTER



November 19, 2024

Jay Convertino

## **Contents**

1	Usa		
	1.1	Introduction	<u> </u>
	1.2	Dependencies	2
		1.2.1 fusesoc_info Depenecies	<u>)</u>
	1.3	In a Project	2
2	Arc	hitecture	<u>&gt;</u>
3	Bui	lding 3	3
	3.1	fusesoc	3
	3.2	Source Files	3
		3.2.1 fusesoc_info File List	3
	3.3	Targets	1
		3.3.1 fusesoc_info Targets	ļ
	3.4	Directory Guide	3
4	Sim	ulation	•
	4.1	iverilog	)
		cocotb	
5	Мо	dule Documentation 10	)
	5.1	axis data width converter	L

### 1 Usage

#### 1.1 Introduction

This data width converter is for even integer divides of slave to master or master to slave. Example this core can go from 4 bytes to 2 bytes or 2 bytes to 4 bytes. It can not go from 5 bytes to 2 bytes or 2 bytes to 5 bytes. 4/2 is 2, a round number. 5/2 is a fractional number that will not work with this core.

### 1.2 Dependencies

The following are the dependencies of the cores.

- · fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

#### 1.2.1 fusesoc\_info Depenecies

- dep
  - AFRL:utility:helper:1.0.0
- · dep tb
  - AFRL:simulation:axis stimulator
  - AFRL:simulation:clock stimulator
  - AFRL:utility:sim\_helper

### 1.3 In a Project

Simply use this core between a sink and source AXIS devices. This will convert from one BUS size to another. Check the code to see if others will work correctly.

### 2 Architecture

The only module is the axis\_data\_width\_converter module. It is listed below.

axis\_data\_width\_converter Impliment an algorithm to convert BUS data interfaces in even mutlples (see core for documentation).

This core only uses a combinatoral method to divide the accumulator. Since all weights are powers of two this is done with a part select based on bit position.

The always block has the following steps.

- 1. If there is valid data, sum the new data into the accumulator and remove the top element in the buffer from the accumulator.
- 2. Insert the new element into the buffer.
- 3. Shift the buffer to so that old elements at the top of the buffer are shifted out.

Please see 5 for more information.

### 3 Building

The AXIS data width converter core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section.

#### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

#### 3.2 Source Files

### 3.2.1 fusesoc\_info File List

src

Type: verilogSource

- src/axis data width converter.v
- tb
  - 'tb/tb axis.v': 'file type': 'verilogSource'

### 3.3 Targets

### 3.3.1 fusesoc\_info Targets

- default
  - Info: Default for IP intergration.
  - src
  - dep
- sim
  - Info: Test 1:1 conversion.
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME
  - OUT\_FILE\_NAME
  - RAND\_READY
  - MASTER\_WIDTH
  - SLAVE\_WIDTH
- sim\_reduce
  - Info: Test data reduction.
  - src
  - dep
  - tb
  - dep\_tb
  - IN\_FILE\_NAME
  - OUT\_FILE\_NAME
  - RAND\_READY
  - MASTER\_WIDTH=2
  - SLAVE\_WIDTH=4
- sim\_rand\_data\_reduce
  - Info: Test data reduction with random data
  - src
  - dep
  - tb

- dep\_tb
- IN\_FILE\_NAME=random.bin
- OUT\_FILE\_NAME=out\_random.bin
- RAND READY
- MASTER WIDTH=2
- SLAVE WIDTH=4
- sim\_rand\_ready\_rand\_data\_reduce

Info: Test data reduction with random ready and random data.

- src
- dep
- tb
- dep tb
- IN\_FILE\_NAME=random.bin
- OUT\_FILE\_NAME=out\_random.bin
- RAND\_READY=1
- MASTER\_WIDTH=2
- SLAVE\_WIDTH=4
- sim 8bit count data reduce

Info: Test data reduction with counter data.

- src
- dep
- tb
- dep\_tb
- IN FILE NAME=8bit count.bin
- OUT\_FILE\_NAME=out\_8bit\_count.bin
- RAND\_READY
- MASTER\_WIDTH=2
- SLAVE\_WIDTH=4
- sim\_rand\_ready\_8bit\_count\_data\_reduce

Info: Test data reduction with counter data, and random ready.

- src
- dep

- tb
- dep\_tb
- IN\_FILE\_NAME=8bit\_count.bin
- OUT\_FILE\_NAME=out\_8bit\_count.bin
- RAND\_READY=1
- MASTER\_WIDTH=2
- SLAVE\_WIDTH=4
- sim\_increase

Info: Test data increase.

- src
- dep
- tb
- dep tb
- IN\_FILE\_NAME
- OUT\_FILE\_NAME
- RAND\_READY
- MASTER\_WIDTH=4
- SLAVE\_WIDTH=2
- sim\_rand\_data\_increase

Info: Test data increase with random data.

- src
- dep
- tb
- dep tb
- IN\_FILE\_NAME=random.bin
- OUT\_FILE\_NAME=out\_random.bin
- RAND\_READY
- MASTER WIDTH=4
- SLAVE\_WIDTH=2
- sim\_rand\_ready\_rand\_data\_increase

Info: Test data increase with random data, and random ready.

- src
- dep

- tb
- dep\_tb
- IN\_FILE\_NAME=random.bin
- OUT\_FILE\_NAME=out\_random.bin
- RAND\_READY=1
- MASTER\_WIDTH=4
- SLAVE\_WIDTH=2
- sim\_8bit\_count\_data\_increase

Info: Test data increase with count data.

- src
- dep
- tb
- dep tb
- IN\_FILE\_NAME=8bit\_count.bin
- OUT\_FILE\_NAME=out\_8bit\_count.bin
- RAND\_READY
- MASTER\_WIDTH=4
- SLAVE\_WIDTH=2
- sim\_rand\_ready\_8bit\_count\_data\_increase

Info: Test data increase with count data, and random ready.

- src
- dep
- tb
- dep tb
- IN\_FILE\_NAME=8bit\_count.bin
- OUT\_FILE\_NAME=out\_8bit\_count.bin
- RAND\_READY=1
- MASTER\_WIDTH=4
- SLAVE\_WIDTH=2

### 3.4 Directory Guide

Below highlights important folders from the root of the directory.

- 1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
- 2. **src** Contains source files for the core
- 3. **tb** Contains test bench files for iverilog and cocotb
  - cocotb testbench files

### 4 Simulation

There are a few different simulations that can be run for this core.

### 4.1 iverilog

iverilog is used for simple test benches for quick verification, visually, of the core.

### 4.2 cocotb

Future simulations will use cocotb. This feature is not yet implemented.

### **5 Module Documentation**

There is a single async module for this core.

• axis\_data\_width\_converter AXIS data width converter, converts from one BUS data size to another.

The next sections document the module in great detail.

### axis data width converter.v

#### **AUTHORS**

### **JAY CONVERTINO**

#### **DATES**

#### 2021/06/21

### **INFORMATION**

#### **Brief**

AXIS DATA WIDTH CONVERTER

#### **License MIT**

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

### axis\_data\_width\_converter

```
module axis_data_width_converter #(
parameter
SLAVE_WIDTH
=
1,
parameter
MASTER_WIDTH
=
1,
parameter
REVERSE
```

```
=
0
) ( input aclk, input arstn, output [(MASTER_WIDTH*8)-1:0] m_axis_tdata, out
```

Change size of streaming bus in even integers of. 1/2 2/1 2/4 4/2 etc.

#### **Parameters**

**SLAVE\_WIDTH** Width of the slave input bus in bytes

parameter

MASTER\_WIDTH Width of the master output bus in bytes

parameter

**REVERSE** Change byte order

parameter

#### **Ports**

aclk Clock for AXIS

arstn Negative reset for AXIS

m\_axis\_tdata Output data

m\_axis\_tvalid When active high the output data is valid

**m\_axis\_tready** When set active high the output device is ready for data.

s\_axis\_tdata Input data

**s\_axis\_tvalid** When set active high the input data is valid

s\_axis\_treadys\_axis\_tlastWhen active high the device is ready for input data.Is this the last word in the stream (active high).